Static Timing Analysis for Nanometer Designs A Practical Approach

J. Bhasker • Rakesh Chadha

Static Timing Analysis for Nanometer Designs A Practical Approach



J. Bhasker eSilicon Corporation 1605 N. Cedar Crest Blvd. Suite 615 Allentown, PA 18103, USA jbhasker@esilicon.com Rakesh Chadha eSilicon Corporation 890 Mountain Ave New Providence, NJ 07974, USA rchadha@esilicon.com

ISBN 978-0-387-93819-6 e-ISBN 978-0-387-93820-2 DOI: 10.1007/978-0-387-93820-2

Library of Congress Control Number: 2009921502

© Springer Science+Business Media, LLC 2009

All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights.

While the advice and information in this book are believed to be true and accurate at the date of going to press, neither the authors nor the editors nor the publisher can accept any legal responsibility for any errors or omissions that may be made. The publisher makes no warranty, express or implied, with respect to the material contained herein.

Some material reprinted from "IEEE Std. 1497-2001, IEEE Standard for Standard Delay Format (SDF) for the Electronic Design Process; IEEE Std. 1364-2001, IEEE Standard Verilog Hardware Description Language; IEEE Std.1481-1999, IEEE Standard for Integrated Circuit (IC) Delay and Power Calculation System", with permission from IEEE. The IEEE disclaims any responsibility or liability resulting from the placement and use in the described manner.

Liberty format specification and SDC format specification described in this text are copyright Synopsys Inc. and are reprinted as per the Synopsys open-source license agreement.

Timing reports are reported using PrimeTime which are copyright @<2007> Synopsys, Inc. Used with permission. Synopsys & PrimeTime are registered trademarks of Synopsys, Inc.

Appendices on SDF and SPEF have been reprinted from "The Exchange Format Handbook" with permission from Star Galaxy Publishing.

Printed on acid-free paper.

springer.com

Contents

Preface		,
Снарт	ER 1: Introduction	1
1.1	Nanometer Designs	1
1.2	What is Static Timing Analysis?	2
1.3	Why Static Timing Analysis?	4
1.4	Design Flow	5
	1.4.1 CMOS Digital Designs	5
	1.4.2 FPGA Designs	3
	1.4.3 Asynchronous Designs	3
1.5	STA at Different Design Phases)
1.6	Limitations of Static Timing Analysis)
1.7	Power Considerations	2
1.8	Reliability Considerations	3
1.9	Outline of the Book	3
Снарт	ER 2: STA Concepts	5
2.1	CMOS Logic Design.	5
	2.1.1 Basic MOS Structure	5
	2.1.2 CMOS Logic Gate	5
	2.1.3 Standard Cells	3
2.2	Modeling of CMOS Cells)
2.3	Switching Waveform	3

V

	2.4	Propagation Delay				
	2.5	Slew of a Waveform				
	2.6	Skew between Signals				
	2.7	Timing Arcs and Unateness				
	2.8	Min and Max Timing Paths				
	2.9	Clock I	Domains	6		
	2.10	Operat	ing Conditions	9		
C	НАРТ	ER 3:	Standard Cell Library 4	3		
	3.1	Pin Ca	pacitance	4		
	3.2	Timing	Modeling 4	4		
		3.2.1	Linear Timing Model	6		
		3.2.2	Non-Linear Delay Model	7		
			Example of Non-Linear Delay Model Lookup, 52			
		3.2.3	Threshold Specifications and Slew Derating	3		
	3.3	Timing	Models - Combinational Cells 5	6		
		3.3.1	Delay and Slew Models 5	7		
			Positive or Negative Unate, 58			
		3.3.2	General Combinational Block 5	9		
	3.4	Timing	Models - Sequential Cells 6	60		
		3.4.1	Synchronous Checks: Setup and Hold 6	52		
			Example of Setup and Hold Checks, 62			
		2 4 2	Negative Values in Setup and Hold Checks, 64	6		
		3.4.2	Asynchionous Checks	0		
			Pulse Width Checks 66			
			Example of Recovery, Removal and Pulse Width Checks, 67			
		3.4.3	Propagation Delay	58		
	3.5	State-D	Dependent Models	0		
			XOR, XNOR and Sequential Cells, 70			
	3.6	Interfac	ce Timing Model for a Black Box 7	'3		
	3.7	Advand	ced Timing Modeling	'5		
		3.7.1	Receiver Pin Capacitance	6		
			Specifying Capacitance at the Pin Level, 77			
			Specifying Capacitance at the Timing Arc Level, 77			
		3.7.2	Output Current	9		

	3.7.3	Models for Crosstalk Noise Analysis
		Output Voltage, 83
		Propagated Noise, 83
		Noise Models for Two-Stage Cells, 84
		Noise Models for Multi-stage and Sequential Cells, 85
	3.7.4	Other Noise Models
3.8	Power I	Dissipation Modeling
	3.8.1	Active Power
		Double Counting Clock Pin Power?, 92
	3.8.2	Leakage Power
3.9	Other A	ttributes in Cell Library
		Area Specification, 94
		Function Specification, 95
		SDF Condition, 95
3.10	Charact	erization and Operating Conditions
		What is the Process Variable?, 96
	3.10.1	Derating using K-factors
	3.10.2	Library Units
НАРТ	'ER 4: .	Interconnect Parasitics 101
НАРТ 4.1	ER 4: A	Interconnect Parasitics 101
HAPT 4.1	ER 4: RLC for	Interconnect Parasitics 101 Interconnect 102 T-model, 103 103
HAPT 4.1	ER 4: A	Interconnect Parasitics 101 Interconnect 102 T-model, 103 Pi-model, 104
HAPT 4.1 4.2	ER 4: RLC for Wireloa	Interconnect Parasitics 101 Interconnect 102 T-model, 103 102 Pi-model, 104 105
НАРТ 4.1 4.2	ER 4: A RLC for Wireloa 4.2.1	Interconnect Parasitics 101 r Interconnect 102 T-model, 103 102 Pi-model, 104 105 Interconnect Trees 108
HAPT 4.1 4.2	ER 4: RLC for Wireloa 4.2.1 4.2.2	Interconnect Parasitics
HAPT 4.1 4.2 4.3	ER 4: ARLC for Wireloa 4.2.1 4.2.2 Represe	Interconnect Parasitics
 HAPT 4.1 4.2 4.3 	ER 4: RLC for Wireloa 4.2.1 4.2.2 Represe 4.3.1	Interconnect Parasitics 101 r Interconnect 102 T-model, 103 102 Pi-model, 104 105 d Models 105 Interconnect Trees 108 Specifying Wireload Models 110 ntation of Extracted Parasitics 113 Detailed Standard Parasitic Format 113
 HAPT 4.1 4.2 4.3 	ER 4: RLC for Wireloa 4.2.1 4.2.2 Represe 4.3.1 4 3 2	Interconnect Parasitics 101 r Interconnect 102 T-model, 103 102 Pi-model, 104 105 d Models 105 Interconnect Trees 108 Specifying Wireload Models 110 ntation of Extracted Parasitics 113 Detailed Standard Parasitic Format 113 Reduced Standard Parasitic Format 115
HAPT4.14.24.3	ER 4: RLC for Wireloa 4.2.1 4.2.2 Represe 4.3.1 4.3.2 4.3.3	Interconnect Parasitics 101 r Interconnect 102 T-model, 103 102 Pi-model, 104 105 Interconnect Trees 108 Specifying Wireload Models 110 ntation of Extracted Parasitics 113 Detailed Standard Parasitic Format 113 Reduced Standard Parasitic Format 115 Standard Parasitic Exchange Format 117
HAPT 4.1 4.2 4.3	ER 4: A RLC for Wireloa 4.2.1 4.2.2 Represe 4.3.1 4.3.2 4.3.3 Represe	Interconnect Parasitics 101 Interconnect 102 T-model, 103 102 Pi-model, 104 105 Interconnect Trees 108 Specifying Wireload Models 110 ntation of Extracted Parasitics 113 Detailed Standard Parasitic Format 113 Reduced Standard Parasitic Format 115 Standard Parasitic Exchange Format 117 nting Coupling Capacitances 118
HAPT 4.1 4.2 4.3 4.4	ER 4: ARLC for Wireloa 4.2.1 4.2.2 Represe 4.3.1 4.3.2 4.3.3 Represe	Interconnect Parasitics 101 r Interconnect 102 T-model, 103 102 Pi-model, 104 105 Interconnect Trees 108 Specifying Wireload Models 110 ntation of Extracted Parasitics 113 Detailed Standard Parasitic Format 113 Reduced Standard Parasitic Format 115 Standard Parasitic Exchange Format 117 nting Coupling Capacitances 118 pical Mathedology 110
 HAPT 4.1 4.2 4.3 4.4 4.5 	ER 4: ARLC for Wireloa 4.2.1 4.2.2 Represe 4.3.1 4.3.2 4.3.3 Represe Hierarch	Interconnect Parasitics 101 r Interconnect 102 T-model, 103 102 Pi-model, 104 105 d Models 105 Interconnect Trees 108 Specifying Wireload Models 110 ntation of Extracted Parasitics 113 Detailed Standard Parasitic Format 113 Reduced Standard Parasitic Format 115 Standard Parasitic Exchange Format 117 nting Coupling Capacitances 118 nical Methodology 119 Plack Replicated in Legapt 120
HAPT 4.1 4.2 4.3 4.4 4.5	ER 4: ARLC for Wireloa 4.2.1 4.2.2 Represe 4.3.1 4.3.2 4.3.3 Represe Hierarch	Interconnect Parasitics101Interconnect102T-model, 103104d Models105Interconnect Trees108Specifying Wireload Models110ntation of Extracted Parasitics113Detailed Standard Parasitic Format113Reduced Standard Parasitic Format115Standard Parasitic Exchange Format117nting Coupling Capacitances118nical Methodology119Block Replicated in Layout, 120120
HAPT 4.1 4.2 4.3 4.4 4.5 4.6	ER 4: ARLC for Wireloa 4.2.1 4.2.2 Represe 4.3.1 4.3.2 4.3.3 Represe Hierarcl Reducir	Interconnect Parasitics 101 r Interconnect 102 T-model, 103 102 Pi-model, 104 105 Interconnect Trees 108 Specifying Wireload Models 110 Intation of Extracted Parasitics 113 Detailed Standard Parasitic Format 113 Reduced Standard Parasitic Format 115 Standard Parasitic Exchange Format 117 nting Coupling Capacitances 118 nical Methodology 119 Block Replicated in Layout, 120 120 Parasitics for Critical Nets 120
HAPT 4.1 4.2 4.3 4.4 4.5 4.6	ER 4: ARLC for Wireloa 4.2.1 4.2.2 Represe 4.3.1 4.3.2 4.3.3 Represe Hierarcl Reducir	Interconnect Parasitics 101 r Interconnect 102 T-model, 103 102 Pi-model, 104 105 Interconnect Trees 108 Specifying Wireload Models 110 ntation of Extracted Parasitics 113 Detailed Standard Parasitic Format 113 Reduced Standard Parasitic Format 115 Standard Parasitic Exchange Format 117 nting Coupling Capacitances 118 nical Methodology 119 Block Replicated in Layout, 120 120 Reducing Interconnect Resistance, 120 120 Increasing Wire Specing, 121 121
	3.83.93.10	 3.7.4 3.8 Power I 3.8.1 3.8.2 3.9 Other A 3.10 Character 3.10.1 3.10.2

Parasitics for Correlated Nets, 121

Снарт	ГЕВ 5 :	Delay Calculation 123
5.1	Overvi	ew
	5.1.1	Delay Calculation Basics
	5.1.2	Delay Calculation with Interconnect
		Pre-layout Timing, 125
		Post-layout Timing, 126
5.2	Cell De	elay using Effective Capacitance
5.3	Interco	nnect Delay
		Elmore Delay, 132
		Higher Order Interconnect Delay Estimation, 134
		Full Chip Delay Calculation, 135
5.4	Slew N	135 Ierging
5.5	Differe	nt Slew Thresholds 137
5.6	Differe	nt Voltage Domains
5.7	Path D	elay Calculation
	5.7.1	Combinational Path Delay
	5.7.2	Path to a Flip-flop 143
		Input to Flip-flop Path, 143
		Flip-flop to Flip-flop Path, 144
	5.7.3	Multiple Paths 145
5.8	Slack (Calculation
Снар	FER 6:	Crosstalk and Noise
61	Overvi	ew 148
6.2	Crossta	alk Glitch Analysis 150
0.2	621	Basics 150
	622	Types of Glitches 152
	0.2.2	Rise and Fall Glitches. 152
		Overshoot and Undershoot Glitches, 152
	6.2.3	Glitch Thresholds and Propagation
		DC Thresholds, 153
		AC Thresholds, 156
	6.2.4	Noise Accumulation with Multiple Aggressors 160
	6.2.5	Aggressor Timing Correlation

	6.2.6 Aggressor Functional Correlation	162
6.3	Crosstalk Delay Analysis	164
	6.3.1 Basics	164
	6.3.2 Positive and Negative Crosstalk	167
	6.3.3 Accumulation with Multiple Aggressors	169
	6.3.4 Aggressor Victim Timing Correlation	169
	6.3.5 Aggressor Victim Functional Correlation	171
6.4	Timing Verification Using Crosstalk Delay	171
	6.4.1 Setup Analysis	172
	6.4.2 Hold Analysis.	173
6.5	Computational Complexity	175
	Hierarchical Design and Analysis, 175	
	Filtering of Coupling Capacitances, 175	
6.6	Noise Avoidance Techniques	176
Снар	TER 7: Configuring the STA Environment	179
7 1	What is the STA Environment?	180
7.1	Specifying Cleaks	100
1.2	7.2.1 Clock Uncertainty	186
	7.2.1 Clock Uncertainty	188
73	Generated Clocks	100
1.5	Example of Master Clock at Clock Gating Cell Output 19	190 94
	Generated Clock using Edge and Edge, shift Ontions, 19	
	Generated Clock using Invert Option, 198	
	Clock Latency for Generated Clocks, 200	
	Typical Clock Generation Scenario, 200	
7.4	Constraining Input Paths	201
7.5	Constraining Output Paths	205
	Example A, 205	
	Example B, 206	
	Example C, 206	
7.6	Timing Path Groups	207
7.7	Modeling of External Attributes	210
	7.7.1 Modeling Drive Strengths	211
	7.7.2 Modeling Capacitive Load	214
7.8	Design Rule Checks	215

7.9	Virtual	Clocks
7.10) Refinir	ng the Timing Analysis
	7.10.1	Specifying Inactive Signals
	7.10.2	Breaking Timing Arcs in Cells
7.11	Point-t	o-Point Specification
7.12	Path Se	egmentation
Снар	TER 8:	Timing Verification
8.1	Setup 7	Fiming Check 228
	8.1.1	Flip-flop to Flip-flop Path
	8.1.2	Input to Flip-flop Path 237
		Input Path with Actual Clock, 240
	8.1.3	Flip-flop to Output Path
	8.1.4	Input to Output Path
	8.1.5	Frequency Histogram
8.2	Hold T	'iming Check 248
	8.2.1	Flip-flop to Flip-flop Path 252
		Hold Slack Calculation, 253
	8.2.2	Input to Flip-flop Path
	8.2.3	Flip-flop to Output Path
	0 2 4	Flip-flop to Output Path with Actual Clock, 257
0.2	8.2.4	Input to Output Pain
8.3	Multic	ycle Paths
0 1	Ealaa D	Crossing Clock Domains, 266
8.4 9.5		auns
8.5	Hall-C	1 T
8.6	Remov	$T^{*} = \frac{1}{270}$
8.7	Recove	ery Timing Check
8.8	Timing	across Clock Domains
	8.8.1	Slow to Fast Clock Domains
0.0	8.8.2	Fast to Slow Clock Domains
8.9	Examp	les
		Half-cycle Path - Case 1, 296
		Hall-cycle Pain - Case 2, 298 East to Slow Clock Domain 301
		Slow to East Clock Domain 303
		Slow to rast Clock Dollalli, 505

8.10	Multipl	e Clocks)5
	8.10.1	Integer Multiples)5
	8.10.2	Non-Integer Multiples)8
	8.10.3	Phase Shifted	14
Снарт	ER 9:	Interface Analysis 31	7
9.1	IO Inter	rfaces	17
	9.1.1	Input Interface	18
		Waveform Specification at Inputs, 318	
		Path Delay Specification to Inputs, 321	
	9.1.2	Output Interface	23
		Output Waveform Specification, 323	
		External Path Delays for Output, 327	
	9.1.3	Output Change within Window	28
9.2	SRAM	Interface	36
9.3	DDR S	DRAM Interface	41
	9.3.1	Read Cycle	43
	9.3.2	Write Cycle	48
		Case 1: Internal 2x Clock, 349	
		Case 2: Internal 1x Clock, 354	
9.4	Interfac	ee to a Video DAC	50
Снарт	'ER 10	Robust Verification 36	55
10.1	On Chi	n Variations	55
10.1	OII-CIII	Analysis with OCV at Worst PVT Condition 371))
		OCV for Hold Checks 373	
10.2	Time B	orrowing 3'	77
10.2	Thine D	Example with No Time Borrowed 379	, ,
		Example with Time Borrowed, 382	
		Example with Timing Violation, 384	
10.3	Data to	Data Checks	85
10.4	Non-Se	ouential Checks.	92
10.5	Clock (Fating Checks 3	94
10.0	21004	Active-High Clock Gating, 396	
		Active-Low Clock Gating, 403	
		Clock Gating with a Multiplexer, 406	

		Clock Gating with Clock Inversion, 409	
10.6	Power N	Management	412
	10.6.1	Clock Gating	413
	10.6.2	Power Gating	414
	10.6.3	Multi Vt Cells	416
		High Performance Block with High Activity, 416	
		High Performance Block with Low Activity, 417	
	10.6.4	Well Bias	417
10.7	Backann	notation	418
	10.7.1	SPEF	418
	10.7.2	SDF	418
10.8	Sign-off	f Methodology	418
	~-8	Parasitic Interconnect Corners, 419	
		Operating Modes, 420	
		PVT Corners, 420	
		Multi-Mode Multi-Corner Analysis, 421	
10.9	Statistic	al Static Timing Analysis.	422
	10.9.1	Process and Interconnect Variations	423
		Global Process Variations, 423	
		Local Process Variations, 424	
		Interconnect Variations, 426	
	10.9.2	Statistical Analysis.	427
		What is SSTA?, 427	
		Statistical Timing Libraries, 429	
		Statistical Interconnect Variations, 430	
		SSTA Results, 431	
10.10	Paths Fa	ailing Timing?	433
		No Path Found, 434	
		Clock Crossing Domain, 434	
		Inverted Generated Clocks, 435	
		Missing Virtual Clock Latency, 439	
		Large I/O Delays, 440	
		Incorrect I/O Buffer Delay, 441	
		Incorrect Latency Numbers, 442	
		Halt-cycle Path, 442	
		Large Delays and Transition Times, 443	
		Missing Multicycle Hold, 443	
		Path Not Optimized, 443	

		Path Still Not Meeting Timing, 443 What if Timing Still Cannot be Met, 444	
10.11	Validat	ting Timing Constraints	44
		Checking Path Exceptions, 444	
		Checking Clock Domain Crossing, 445	
		Validating IO and Clock Constraints, 446	
Appen	dix A	: SDC 44	17
A.1	Basic (Commands	48
A.2	Object	Access Commands	49
A.3	Timing	Constraints	53
A.4	Enviro	nment Commands	61
A.5	Multi-V	Voltage Commands	66
Appen	dix B	: Standard Delay Format (SDF) 46	57
B.1	What is	s it?	68
B.2	The Fo	rmat	71
		Delays, 480	
		Timing Checks, 482	
		Labels, 485	
	D 0 1	Timing Environment, 485	~ ~
	B.2.1	Examples	35
		Full-adder, 485	
R3	The Ar	inotation Process 40	95
D .5	B 3 1	Verilog HDL 4	96
	B 3 2	VHDL 4	99
B.4	Mappir	1g Examples	01
		Propagation Delay, 502	
		Input Setup Time, 507	
		Input Hold Time, 509	
		Input Setup and Hold Time, 510	
		Input Recovery Time, 511	
		Input Removal Time, 512	
		Pulse Width 514	
		Input Skew Time, 515	
		r	

	No-change Setup Time, 516
	No-change Hold Time, 516
	Port Delay, 517
	Net Delay, 518
	Interconnect Path Delay, 518
	Device Delay, 519
B.5	Complete Syntax
Appen	DIX C: Standard Parasitic Extraction Format (SPEF) . 531
C.1	Basics
C.2	Format
C.3	Complete Syntax
Bibliog	raphy
Index	

Preface

T iming, timing, timing! That is the main concern of a digital designer charged with designing a semiconductor chip. What is it, how is it described, and how does one verify it? The design team of a large digital design may spend months architecting and iterating the design to achieve the required timing target. Besides functional verification, the timing closure is the major milestone which dictates when a chip can be released to the semiconductor foundry for fabrication. This book addresses the timing verification using static timing analysis for nanometer designs.

The book has originated from many years of our working in the area of timing verification for complex nanometer designs. We have come across many design engineers trying to learn the background and various aspects of static timing analysis. Unfortunately, there is no book currently available that can be used by a working engineer to get acquainted with the details of static timing analysis. The chip designers lack a central reference for information on timing, that covers the basics to the advanced timing verification procedures and techniques.

The purpose of this book is to provide a reference for both beginners as well as professionals working in the area of static timing analysis. The book

PREFACE

is intended to provide a blend of the underlying theoretical background as well as in-depth coverage of timing verification using static timing analysis. The book covers topics such as cell timing, interconnect, timing calculation, and crosstalk, which can impact the timing of a nanometer design. It describes how the timing information is stored in cell libraries which are used by synthesis tools and static timing analysis tools to compute and verify timing.

This book covers CMOS logic gates, cell library, timing arcs, waveform slew, cell capacitance, timing modeling, interconnect parasitics and coupling, pre-layout and post-layout interconnect modeling, delay calculation, specification of timing constraints for analysis of internal paths as well as IO interfaces. Advanced modeling concepts such as composite current source (CCS) timing and noise models, power modeling including active and leakage power, and crosstalk effects on timing and noise are described.

The static timing analysis topics covered start with verification of simple blocks particularly useful for a beginner to this area. The topics then extend to complex nanometer designs with concepts such as modeling of on-chip variations, clock gating, half-cycle and multicycle paths, false paths, as well as timing of source synchronous IO interfaces such as for DDR memory interfaces. Timing analyses at various process, environment and interconnect corners are explained in detail. Usage of hierarchical design methodology involving timing verification of full chip and hierarchical building blocks is covered in detail. The book provides detailed descriptions for setting up the timing analysis environment and for performing the timing analysis for various cases. It describes in detail how the timing checks are performed and provides several commonly used example scenarios that help illustrate the concepts. Multi-mode multi-corner analysis, power management, as well as statistical timing analyses are also described.

Several chapters on background reference materials are included in the appendices. These appendices provide complete coverage of SDC, SDF and SPEF formats. The book describes how these formats are used to provide information for static timing analysis. The SDF provides cell and interconnect delays for a design under analysis. The SPEF provides parasitic information, which are the resistance and capacitance networks of nets in a design. Both SDF and SPEF are industry standards and are described in detail. The SDC format is used to provide the timing specifications or constraints for the design under analysis. This includes specification of the environment under which the analysis must take place. The SDC format is a defacto industry standard used for describing timing specifications.

The book is targeted for professionals working in the area of chip design, timing verification of ASICs and also for graduate students specializing in logic and chip design. Professionals who are beginning to use static timing analysis or are already well-versed in static timing analysis can use this book since the topics covered in the book span a wide range. This book aims to provide access to topics that relate to timing analysis, with easy-toread explanations and figures along with detailed timing reports.

The book can be used as a reference for a graduate course in chip design and as a text for a course in timing verification targeted to working engineers. The book assumes that the reader has a background knowledge of digital logic design. It can be used as a secondary text for a digital logic design course where students learn the fundamentals of static timing analysis and apply it for any logic design covered in the course.

Our book emphasizes practicality and thorough explanation of all basic concepts which we believe is the foundation of learning more complex topics. It provides a blend of theoretical background and hands-on guide to static timing analysis illustrated with actual design examples relevant for nanometer applications. Thus, this book is intended to fill a void in this area for working engineers and graduate students.

The book describes timing for CMOS digital designs, primarily synchronous; however, the principles are applicable to other related design styles as well, such as for FPGAs and for asynchronous designs.

Book Organization

The book is organized such that the basic underlying concepts are described first before delving into more advanced topics. The book starts

PREFACE

with the basic timing concepts, followed by commonly used library modeling, delay calculation approaches, and the handling of noise and crosstalk for a nanometer design. After the detailed background, the key topics of timing verification using static timing analysis are described. The last two chapters focus on advanced topics including verification of special IO interfaces, clock gating, time borrowing, power management and multicorner and statistical timing analysis.

Chapter 1 provides an explanation of what static timing analysis is and how it is used for timing verification. Power and reliability considerations are also described. Chapter 2 describes the basics of CMOS logic and the timing terminology related to static timing analysis.

Chapter 3 describes timing related information present in the commonly used library cell descriptions. Even though a library cell contains several attributes, this chapter focuses only on those that relate to timing, crosstalk, and power analysis. Interconnect is the dominant effect on timing in nanometer technologies and Chapter 4 provides an overview of various techniques for modeling and representing interconnect parasitics.

Chapter 5 explains how cell delays and paths delays are computed for both pre-layout and post-layout timing verification. It extends the concepts described in the preceding chapters to obtain timing of an entire design.

In nanometer technologies, the effect of crosstalk plays an important role in the signal integrity of the design. Relevant noise and crosstalk analyses, namely glitch analysis and crosstalk analysis, are described in Chapter 6. These techniques are used to make the ASIC behave robustly from a timing perspective.

Chapter 7 is a prerequisite for succeeding chapters. It describes how the environment for timing analysis is configured. Methods for specifying clocks, IO characteristics, false paths and multicycle paths are described in Chapter 7. Chapter 8 describes the timing checks that are performed as part of various timing analyses. These include amongst others - setup, hold and asynchronous recovery and removal checks. These timing checks are intended to exhaustively verify the timing of the design under analysis.

xviii

Chapter 9 focuses on the timing verification of special interfaces such as source synchronous and memory interfaces including DDR (Double Data Rate) interfaces. Other advanced and critical topics such as on-chip variation, time borrowing, hierarchical methodology, power management and statistical timing analysis are described in Chapter 10.

The SDC format is described in Appendix A. This format is used to specify the timing constraints of a design. Appendix B describes the SDF format in detail with many examples of how delays are back-annotated. This format is used to capture the delays of a design in an ASCII format that can be used by various tools. Appendix C describes the SPEF format which is used to provide the parasitic resistance and capacitance values of a design.

All timing reports are generated using PrimeTime, a static timing analysis tool from Synopsys, Inc. Highlighted text in reports indicates specific items of interest pertaining to the explanation in the accompanying text.

New definitions are highlighted in **bold**. Certain words are highlighted in *italics* just to keep the understanding that the word is special as it relates to this book and is different from the normal English usage.

Acknowledgments

We would like to express our deep gratitude to eSilicon Corporation for providing us the opportunity to write this book.

We also would like to acknowledge the numerous and valuable insights provided by Kit-Lam Cheong, Ravi Kurlagunda, Johnson Limqueco, Pete Jarvis, Sanjana Nair, Gilbert Nguyen, Chris Papademetrious, Pierrick Pedron, Hai Phuong, Sachin Sapatnekar, Ravi Shankar, Chris Smirga, Bill Tuohy, Yeffi Vanatta, and Hormoz Yaghutiel, in reviewing earlier drafts of the book. Their feedback has been invaluable in improving the quality and usefulness of this book. PREFACE

Last, but not least, we would like to thank our families for their patience during the development of this book.

Dr. Rakesh Chadha Dr. J. Bhasker

January 2009

C h a p t e r

1

Introduction

This chapter provides an overview of the static timing analysis procedures for nanometer designs. This chapter addresses questions such as, what is static timing analysis, what is the impact of noise and crosstalk, how these analyses are used and during which phase of the overall design process are these analyses applicable.

1.1 Nanometer Designs

In semiconductor devices, metal interconnect traces are typically used to make the connections between various portions of the circuitry to realize the design. As the process technology shrinks, these interconnect traces have been known to affect the performance of a design. For deep submicron or nanometer process technologies¹, the coupling in the interconnect induces noise and crosstalk - either of which can limit the operating speed of a design. While the noise and coupling effects are negligible at older generation technologies, these play an important role in nanometer technologies. Thus, the physical design should consider the effect of crosstalk and noise and the design verification should then include the effects of crosstalk and noise.

1.2 What is Static Timing Analysis?

Static Timing Analysis (also referred as STA) is one of the many techniques available to verify the timing of a digital design. An alternate approach used to verify the timing is the timing simulation which can verify the functionality as well as the timing of the design. The term *timing analysis* is used to refer to either of these two methods - static timing analysis, or the timing simulation. Thus, timing analysis simply refers to the analysis of the design for timing issues.

The STA is *static* since the analysis of the design is carried out statically and does not depend upon the data values being applied at the input pins. This is in contrast to simulation based timing analysis where a stimulus is applied on input signals, resulting behavior is observed and verified, then time is advanced with new input stimulus applied, and the new behavior is observed and verified and so on.

Given a design along with a set of input clock definitions and the definition of the external environment of the design, the purpose of static timing analysis is to validate if the design can operate at the rated speed. That is, the design can operate safely at the specified frequency of the clocks without any timing violations. Figure 1-1 shows the basic functionality of static

^{1.} Deep submicron refers to process technologies with a feature size of 0.25μ m or lower. The process technologies with feature size below 0.1μ m are referred to as *nanometer technologies*. Examples of such process technologies are 90nm, 65nm, 45nm, and 32nm. The finer process technologies normally allow a greater number of metal layers for interconnect.

timing analysis. The **DUA** is the design under analysis. Some examples of timing checks are setup and hold checks. A setup check ensures that the data can arrive at a flip-flop within the given clock period. A hold check ensures that the data is held for at least a minimum time so that there is no unexpected pass-through of data through a flip-flop: that is, it ensures that a flip-flop captures the intended data correctly. These checks ensure that the proper data is ready and available for capture and latched in for the new state.



Figure 1-1 Static timing analysis.

The more important aspect of static timing analysis is that the entire design is analyzed once and the required timing checks are performed for all possible paths and scenarios of the design. Thus, STA is a complete and exhaustive method for verifying the timing of a design.

CHAPTER 1 Introduction

The design under analysis is typically specified using a hardware description language such as VHDL¹ or Verilog HDL². The external environment, including the clock definitions, are specified typically using SDC³ or an equivalent format. SDC is a timing constraint specification language. The timing reports are in ASCII form, typically with multiple columns, with each column showing one attribute of the path delay. Many examples of timing reports are provided as illustrations in this book.

1.3 Why Static Timing Analysis?

Static timing analysis is a complete and exhaustive verification of all timing checks of a design. Other timing analysis methods such as simulation can only verify the portions of the design that get exercised by stimulus. Verification through timing simulation is only as exhaustive as the test vectors used. To simulate and verify all timing conditions of a design with 10-100 million gates is very slow and the timing cannot be verified completely. Thus, it is very difficult to do exhaustive verification through simulation.

Static timing analysis on the other hand provides a faster and simpler way of checking and analyzing all the timing paths in a design for any timing violations. Given the complexity of present day ASICs⁴, which may contain 10 to 100 million gates, the static timing analysis has become a necessity to exhaustively verify the timing of a design.

Crosstalk and Noise

The design functionality and its performance can be limited by noise. The noise occurs due to crosstalk with other signals or due to noise on primary inputs or the power supply. The noise impact can limit the frequency of

^{1.} See [BHA99] in Bibliography.

^{2.} See [BHA05] in Bibliography.

^{3.} Synopsys Design Constraints: It is a defacto standard but a proprietary format of Synopsys, Inc.

^{4.} Application-Specific Integrated Circuit.

Design Flow SECTION 1.4

operation of the design and it can also cause functional failures. Thus, a design implementation must be verified to be robust which means that it can withstand the noise without affecting the rated performance of the design.

Verification based upon logic simulation cannot handle the effects of crosstalk, noise and on-chip variations.

The analysis methods described in this book cover not only the traditional timing analysis techniques but also noise analysis to verify the design including the effects of noise.

1.4 Design Flow

This section primarily describes the CMOS¹ digital design flow in the context used in the rest of this book. A brief description of its applicability to FPGAs² and to asynchronous designs is also provided.

1.4.1 CMOS Digital Designs

In a CMOS digital design flow, the static timing analysis can be performed at many different stages of the implementation. Figure 1-2 shows a typical flow.

STA is rarely done at the RTL level as, at this point, it is more important to verify the functionality of the design as opposed to timing. Also not all timing information is available since the descriptions of the blocks are at the behavioral level. Once a design at the RTL level has been synthesized to the gate level, the STA is used to verify the timing of the design. STA can also be run prior to performing logic optimization - the goal is to identify the worst or critical timing paths. STA can be rerun after logic optimization to

^{1.} Complimentary Metal Oxide Semiconductor.

^{2.} Field Programmable Gate Array: Allows for design functionality to be programmed by the user after manufacture.



Figure 1-2 CMOS digital design flow.

see whether there are failing paths still remaining that need to be optimized, or to identify the critical paths.

At the start of the physical design, clock trees are considered as ideal, that is, they have zero delay. Once the physical design starts and after clock trees are built, STA can be performed to check the timing again. In fact, during physical design, STA can be performed at each and every step to identify the worst paths.

In physical implementation, the logic cells are connected by interconnect metal traces. The parasitic RC (**R**esistance and **C**apacitance) of the metal traces impact the signal path delay through these traces. In a typical nanometer design, the parasitics of the interconnect can account for the majority of the delay and power dissipation in the design. Thus, any analysis of the design should evaluate the impact of the interconnect on the performance characteristics (speed, power, etc.). As mentioned previously, coupling between signal traces contributes to noise, and the design verification must include the impact of the noise on the performance.

At the logical design phase, ideal interconnect may be assumed since there is no physical information related to the placement; there may be more interest in viewing the logic that contributes to the worst paths. Another technique used at this stage is to estimate the length of the interconnect using a wireload model. The wireload model provides estimated RC based on the fanouts of a cell.

Before the routing of traces are finalized, the implementation tools use an estimate of the routing distance to obtain RC parasitics for the route. Since the routing is not finalized, this phase is called the *global route* phase to distinguish it from the *final route* phase. In the global route phase of the physical design, simplified routes are used to estimate routing lengths, and the routing estimates are used to determine resistance and capacitance that are needed to compute wire delays. During this phase, one can not include the effect of coupling. After the detailed routing is complete, actual RC values obtained from extraction are used and the effect of coupling can be analyzed. However, a physical design tool may still use approximations to help improve run times in computing RC values.

An extraction tool is used to extract the detailed parasitics (RC values) from a routed design. Such an extractor may have an option to obtain parasitics with small runtime and less accurate RC values during iterative optimization and another option for final verification during which very accurate RC values are extracted with a larger runtime.

CHAPTER 1 Introduction

To summarize, the static timing analysis can be performed on a gate-level netlist depending on:

- *i.* How interconnect is modeled ideal interconnect, wireload model, global routes with approximate RCs, or real routes with accurate RCs.
- *ii.* How clocks are modeled whether clocks are ideal (zero delay) or propagated (real delays).
- *iii.* Whether the coupling between signals is included whether any crosstalk noise is analyzed.

Figure 1-2 may seem to imply that STA is done outside of the implementation steps, that is, STA is done after each of the synthesis, logic optimization, and physical design steps. In reality, each of these steps perform integrated (and incremental) STA within their functionality. For example, the timing analysis engine within the logic optimization step is used to identify critical paths that the optimizer needs to work on. Similarly, the integrated timing analysis engine in a placement tool is used to maintain the timing of the design as layout progresses incrementally.

1.4.2 FPGA Designs

The basic flow of STA is still valid in an FPGA. Even though routing in an FPGA is constrained to channels, the mechanism to extract parasitics and perform STA is identical to a CMOS digital design flow. For example, STA can be performed assuming interconnects as ideal, or using a wireload model, assuming clock trees as ideal or real, assuming global routes, or using real routes for parasitics.

1.4.3 Asynchronous Designs

The principles of STA are applicable in asynchronous designs also. One may be more interested in timing from one signal in the design to another as opposed to doing setup and hold checks which may be non-existent. Thus, most of the checks may be point to point timing checks, or skew checks. The noise analysis to analyze the glitches induced due to coupling are applicable for any design - asynchronous or synchronous. Also, the noise analysis impact on timing, including the effect of the coupling, is valid for asynchronous designs as well.

1.5 STA at Different Design Phases

At the logical level (gate-level, no physical design yet), STA can be carried out using:

- *i.* Ideal interconnect or interconnect based on wireload model.
- *ii.* Ideal clocks with estimates for latencies and jitter.

During the physical design phase, in addition to the above modes, STA can be performed using:

- *i.* Interconnect which can range from global routing estimates, real routes with approximate extraction, or real routes with signoff accuracy extraction.
- *ii.* Clock trees real clock trees.
- *iii.* With and without including the effect of crosstalk.

1.6 Limitations of Static Timing Analysis

While the timing and noise analysis do an excellent job of analyzing a design for timing issues under all possible situations, the state-of-the-art still does not allow STA to replace simulation completely. This is because there are some aspects of timing verification that cannot yet be completely captured and verified in STA.

CHAPTER 1 Introduction

Some of the limitations of STA are:

- *i. Reset sequence*: To check if all flip-flops are reset into their required logical values after an asynchronous or synchronous reset. This is something that cannot be checked using static timing analysis. The chip may not come out of reset. This is because certain declarations such as initial values on signals are not synthesized and are only verified during simulation.
- *ii. X-handling*: The STA techniques only deal with the logical domain of logic-0 and logic-1 (or high and low), rise and fall. An unknown value *X* in the design causes indeterminate values to propagate through the design, which cannot be checked with STA. Even though the noise analysis within STA can analyze and propagate the glitches through the design, the scope of glitch analysis and propagation is very different than the *X* handling as part of the simulation based timing verification for nanometer designs.
- *iii. PLL settings*: PLL configurations may not be loaded or set properly.
- *iv.* Asynchronous clock domain crossings: STA does not check if the correct clock synchronizers are being used. Other tools are needed to ensure that the correct clock synchronizers are present wherever there are asynchronous clock domain crossings.
- *v. IO interface timing*: It may not be possible to specify the IO interface requirements in terms of STA constraints only. For example, the designer may choose detailed circuit level simulation for the DDR¹ interface using SDRAM simulation models. The simulation is to ensure that the memories can be read from and written to with adequate margin, and that the DLL², if any, can be controlled to align the signals if necessary.

^{1.} Double Data Rate.

^{2.} Delay Locked Loop.

- *vi. Interfaces between analog and digital blocks*: Since STA does not deal with analog blocks, the verification methodology needs to ensure that the connectivity between these two kinds of blocks is correct.
- False paths: The static timing analysis verifies that timing vii. through the logic path meets all the constraints, and flags violations if the timing through a logic path does not meet the required specifications. In many cases, the STA may flag a logic path as a failing path, even though logic may never be able to propagate through the path. This can happen when the system application never utilizes such a path or if mutually contradictory conditions are used during the sensitization of the failing path. Such timing paths are called *false paths* in the sense that these can never be realized. The quality of STA results is better when proper timing constraints including false path and multicycle path constraints are specified in the design. In most cases, the designer can utilize the inherent knowledge of the design and specify constraints so that the false paths are eliminated during the STA.
- *viii. FIFO pointers out of synchronization*: STA cannot detect the problem when two finite state machines expected to be synchronous are actually out of synchronization. During functional simulations, it is possible that the two finite state machines are always synchronized and change together in lock-step. However, after delays are considered, it is possible for one of the finite state machines to be out of synchronization with the other, most likely because one finite state machine comes out of reset sooner than the other. Such a situation can not be detected by STA.
- *ix. Clock synchronization logic*: STA cannot detect the problem of clock generation logic not matching the clock definition. STA assumes that the clock generator will provide the waveform as specified in the clock definition. There could be a bad optimization performed on the clock generator logic that causes, for example, a large delay to be inserted on one of the paths that