Introduction to Microfabrication Second Edition

Sami Franssila

Professor of Materials Science at Aalto University and Adjunct Professor of Micro- and Nanotechnology at University of Helsinki, Finland



Introduction to Microfabrication

Introduction to Microfabrication Second Edition

Sami Franssila

Professor of Materials Science at Aalto University and Adjunct Professor of Micro- and Nanotechnology at University of Helsinki, Finland



This edition first published 2010 © 2010, John Wiley & Sons, Ltd

First Edition published in 2004

Registered office

John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, United Kingdom

For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at www.wiley.com.

The right of the author to be identified as the author of this work has been asserted in accordance with the Copyright, Designs and Patents Act 1988.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by the UK Copyright, Designs and Patents Act 1988, without the prior permission of the publisher.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.

Designations used by companies to distinguish their products are often claimed as trademarks. All brand names and product names used in this book are trade names, service marks, trademarks or registered trademarks of their respective owners. The publisher is not associated with any product or vendor mentioned in this book. This publication is designed to provide accurate and authoritative information in regard to the subject matter covered. It is sold on the understanding that the publisher is not engaged in rendering professional services. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

Library of Congress Cataloguing-in-Publication Data

Franssila, Sami.
Introduction to microfabrication / Sami Franssila. – 2nd ed. p. cm.
Includes index.
ISBN 978-0-470-74983-8 (cloth)
Microelectromechanical systems. 2. Integrated circuits. 3. Semiconductor processing. 4. Nanotechnology.
Microfabrication. I. Title.
TK7875.F73 2010
621.381 – dc22

2010010076

A catalogue record for this book is available from the British Library.

ISBN: 978-0-470-74983-8

Set in 9/11pt Times by Laserwords Private Limited, Chennai, India Printed and Bound in Markono Print Media Pte Ltd, Singapore

Contents

Pre	face to	the First Edition	ix		5.7	Other Methods
Pre	face to	the Second Edition	xiii		5.8	Thin Films Over To
Ack	nowled	aomonte	×V.			Coverage
1	Introd	luction	1		5.9	Stresses
1	1 1	Substrates	1		5.10	Deluciliaen
	1.1	Thin Films	23		5.11	Ovide and Nitride 7
	1.2	Processes	5		5.12	Daluman Eilma
	1.5	Dimensions	5		5.15	Advanced Thin File
	1.4	Dimensions	0		5.14	
	1.5	MOS Transistor	10		5.15	Exercises Deferences and Del
	1.0	Cleanliness and Vield	10			References and Ref
	1./	Industries	10	6	Epitax	(y
	1.0	Exercises	11		6.1	Heteroepitaxy
	1.9	Excicises Deferences and Deleted Deeding	12		6.2	Epitaxial Deposition
		Relation Relation Reading	15		6.3	CVD Homoepitaxy
2	Micro	metrology and Materials Characterization	15		6.4	Doping of Epilayer
	2.1	Microscopy and Visualization	15		6.5	Measurement of Ep
	2.2	Lateral and Vertical Dimensions	17		6.6	Simulation of Epita
	2.3	Optical Techniques	18		6.7	Advanced Epitaxy
	2.4	Electrical Measurements	19		6.8	Exercises
	2.5	Physical and Chemical Analyses	21			References and Rel
	2.6	Practical Issues with Micrometrology	25	7	Advor	and Thin Films
	2.7	Measurements Everywhere	26	/		Conorol Easturas of
	2.8	Exercises	27		7.1	Film Growth and S
		References and Related Reading	27		7.2	Thin Eilm Structure
3	Simul	ation of Microfabrication Processes	29		7.5	Surfaces and Interfe
	3.1	Simulator Types	29		7.4	Adhesion
	3.2	Levels of Simulation	29		7.5	True Lever Filmes
	3.3	The 1D Simulators	30		7.0	Allows and Danad I
	3.4	The 2D Simulators	31		7.7	Alloys and Doped I
	3.5	The 3D Simulators	32		7.0	Nutiliayer Fillis
	3.6	Other Simulation Needs in Microfabrication	33		7.9	Depositio
	3.7	Exercises	33		7.10	Reacted Films
		References and Related Reading	34		7.11	Simulation of Depo
4	Silico	n	35		7.12	Thickness Limits of
	4.1	Silicon Material Properties	35		1.13	Exercises
	4.2	Silicon Crystal Growth	36			References and Ref
	4.3	Silicon Crystal Structure	39	8	Patter	n Generation
	4.4	Silicon Wafering Process	41		8.1	Pattern Generators
	4.5	Defects and Non-Idealities in Silicon			8.2	Electron Beam Lith
		Crystals	44		8.3	Laser Pattern Gene
	4.6	Advanced Wafers	45		8.4	Photomask Fabricat
	4.7	Exercises	45		8.5	Photomask Inspecti
		References and Related Reading	46		8.6	Photomasks as Too
5	Thin	Film Matarials and Processos	47		8.7	Other Pattern Gene
5	5 1	Thin Films vs. Pulk Materials	47		8.8	Exercises
	5.1	Physical Vapor Deposition	47			References and Rel
	5.2	Chamical Vapor Deposition	40 50	0	Ontio	al Lithography
	5.5	PECVD: Desma Enhanced CVD	50	,	0 1	Lithography Proces
	5.4	ALD: Atomic Layer Deposition	52		9.1	Resist Chemistry
	5.5	Flactrochemical Deposition (ECD)	55		9.2	Resist Application
	5.0	Electrochemical Deposition (ECD)	34		2.5	Resist Application

	5.7	Other Methods	56
	5.8	Thin Films Over Topography: Step	
		Coverage	57
	5.9	Stresses	58
	5.10	Metallic Thin Films	60
	5.11	Polysilicon	61
	5.12	Oxide and Nitride Thin Films	62
	5.13	Polymer Films	64
	5.14	Advanced Thin Films	65
	5.15	Exercises	66
		References and Related Reading	66
6	Epitar	кy	69
	6.1	Heteroepitaxy	69
	6.2	Epitaxial Deposition	71
	6.3	CVD Homoepitaxy of Silicon	72
	6.4	Doping of Epilayers	73
	6.5	Measurement of Epitaxial Deposition	74
	6.6	Simulation of Epitaxy	74
	6.7	Advanced Epitaxy	75
	6.8	Exercises	76
		References and Related Reading	76
7	Advar	nced Thin Films	77
	7.1	General Features of Thin-Film Processes	77
	7.2	Film Growth and Structure	77
	7.3	Thin-Film Structure Characterization	80
	7.4	Surfaces and Interfaces	82
	7.5	Adhesion	84
	7.6	Two-Layer Films	84
	7.7	Alloys and Doped Films	85
	7.8	Multilayer Films	86
	7.9	Selective Deposition	86
	7.10	Reacted Films	87
	7.11	Simulation of Deposition	89
	7.12	Thickness Limits of Thin Films	90
	7.13	Exercises	91
		References and Related Reading	92
8	Patter	n Generation	93
	8.1	Pattern Generators	93
	8.2	Electron Beam Lithography	95
	8.3	Laser Pattern Generators	97
	8.4	Photomask Fabrication	97
	8.5	Photomask Inspection, Defects and Repair	98
	8.6	Photomasks as Tools	99
	8.7	Other Pattern Generation Methods	100
	8.8	Exercises	101
		References and Related Reading	101
9	Optica	al Lithography	103
	9.1	Lithography Process Flow	103
	9.2	Resist Chemistry	106
	9.3	Resist Application	107

	9.4	Alignment and Overlay	108
	9.5	Exposure	108
	9.6	Resist Profile	109
	9.7	Resolution	109
	9.8	Process Latitude	109
	9.9	Basic Pattern Shapes	110
	9.10	Lithography Practice	110
	9.11	Photoresist Stripping	111
	9.12	Exercises	112
		References and Related Reading	113
10	Advan	ced Lithography	115
	10.1	Projection Optical Systems	115
	10.2	Resolution of Projection Optical Systems	117
	10.3	Resists	117
	10.4	Thin-Film Optics in Resists	118
	10.5	Lithography Over Steps	120
	10.6	Optical Extensions of Optical Lithography	121
	10.7	Non-Optical Extension of Optical	102
	10.9	Lithography Simulation	123
	10.8	Lithography Triangles	124
	10.9	Exercises	124
	10.10	References and Related Reading	125
11	E (1)	References and Related Reading	125
11	Etchin	g Etab Mashaniana	127
	11.1	Etch Mechanisms	12/
	11.2	Anisotropic Wat Etching	128
	11.5	Wet Etching	130
	11.4	Plasma Etching (RIE)	130
	11.5	Isotronic Dry Etching	134
	11.0	Fich Masks	134
	11.8	Non-Masked Etching	135
	11.9	Multistep and Multilaver Etching	135
	11.10	Etch Processes for Common Materials	136
	11.11	Ion Beam Etching	138
	11.12	Etch Process Characteristics	138
	11.13	Selecting Etch Processes	139
	11.14	Exercises	140
		References and Related Reading	141
12	Wafer	Cleaning and Surface Preparation	143
	12.1	Classes of Contamination	143
	12.2	Chemical Wet Cleaning	144
	12.3	Physical Wet Cleaning	145
	12.4	Rinsing and Drying	146
	12.5	Dry Cleaning	146
	12.6	Particle Removal	146
	12.7	Organics Removal	148
	12.8	Metal Removal	148
	12.9	Contact Angle	149
	12.10	Surface Preparation	150
	12.11	Exercises	151
		References and Related Reading	152
13	Therm	al Oxidation	153
	13.1	Thermal Oxidation Process	153
	13.2	Deal-Grove Oxidation Model	154
	13.3	Oxidation of Polysilicon	156
	13.4	Local Ovidation of Silicon	150
	13.5	Stress and Pattern Effects in Oxidation	157
	13.0	Simulation of Oxidation	150
	13.7	Thermal Oxides vs. other Oxides	160
	13.0	Exercises	161
	13.7	References and Related Reading	162
			104

14	Diffus	ion	165
	14.1	Diffusion Process	165
	14.2	Diffusion Mechanisms	167
	14.3	Doping of Polysilicon	167
	14.4	Doping Profiles in Diffusion	168
	14.5	Diffusion Applications	169
	14.6	Simulation of Diffusion	170
	14./	Diffusion at Large	1/1
	14.8	EXCICISES Deferences and Deleted Deeding	1/1
1.5		References and Related Reading	172
15	Ion Ir	The Investment of Decement	173
	15.1	Ine Implantation Process	1/3
	15.2	Implant Damage and Damage Annealing	173
	15.5	Tools for Ion Implantation	177
	15.4	Ion Implantation Simulation	179
	15.6	Implantation Further	179
	15.7	Exercises	179
		References and Related Reading	180
16	CMP:	Chemical–Mechanical Polishing	181
10	16.1	CMP Process and Tool	182
	16.2	Mechanics of CMP	183
	16.3	Chemistry of CMP	184
	16.4	Non-Idealities in CMP	184
	16.5	Monitoring CMP Processes	185
	16.6	Applications of CMP	185
	16.7	CMP as a Whole	188
	16.8	Exercises	188
		References and Related Reading	188
17	Bondi	ng	191
	17.1	Bonding Basics	191
	17.2	Fusion Bonding Blanket Silicon Wafers	193
	17.3	Anodic Bonding	194
	17.4	Metallic Bonding	195
	17.5	Adhesive Bonding	196
	17.6	Layer Transfer and Temporary Bonding	196
	1/./	Bonding of Structured Waters	198
	17.0	Bonding for Backaging	200
	17.10	Bonding at Large	200
	17.10	Exercises	201
	17.11	References and Related Reading	201
10	D.1		202
10	18 1	Polymer Materials	203
	18.2	Polymer Thermal Properties	205
	18.3	Thick-Resist Lithography	207
	18.4	Molding Techniques	209
	18.5	Hot Embossing	212
	18.6	Nanoimprint Lithography	213
	18.7	Masters for Replication	215
	18.8	Processing on Polymers	216
	18.9	Polymer Bonding	217
	18.10	Polymer Devices	220
	18.11	Polymer Overview	222
	18.12	Exercises	222
		References and Related Reading	222
19	Glass	Microprocessing	225
	19.1	Structure and Properties of Glasses	225
	19.2	Glass Substrates	226
	19.3	General Processing Issues with Glasses	227
	19.4	Class Bonding	229
	19.3	Glass Dollullig	230

	19.6	Glass Devices	232
	19.7	Specialty Glasses	233
	19.8	Exercises	235
		References and Further Reading	235
20	Anisot	tropic Wet Etching	237
	20.1	Basic Structures on $<100>$ Silicon	237
	20.2	Etchants	237
	20.3	Etch Masks and Protective Coatings	239
	20.4	Etch Rate and Etch Stop	240
	20.5	Front-Side Processed Structures	241
	20.6	Convex Corner Etching	243
	20.7	Membrane Fabrication	245
	20.8	Through-Wafer Structures	247
	20.9	<110> Etching	249
	20.10	<111> Silicon Etching	250
	20.11	Comparison of <100>, <110> and <111>	
		Etching	251
	20.12	Exercises	252
		References and Related Reading	253
21	Deep	Reactive Ion Etching	255
	21.1	RIE Process Capabilities	255
	21.2	RIE Process Physics and Chemistry	258
	21.3	Deep Etching	259
	21.4	Combining Anisotropic and Isotropic DRIE	260
	21.5	Microneedles and Nozzles	261
	21.6	Sidewall Quality	264
	21.7	Pattern Size and Pattern Density Effects	265
	21.8	Etch Residues and Damage	267
	21.9	DRIE vs. Wet Etching	268
	21.10	Exercises	269
		References and Related Reading	269
22	Wafer	Engineering	271
	22.1	Silicon Crystals	271
	22.2	Gettering	272
	22.3	Wafer Mechanical Specifications	274
	22.4	Epitaxial Wafers	275
	22.5	SOI Wafers	275
	22.6	Bonding Mechanics	279
	22.7	Advanced Wafers	280
	22.8	Variety of Waters	280
	22.9	Exercises	281
		References and Further Reading	282
23	Specia	Il Processes and Materials	283
	23.1	Substrates other than Silicon	283
	23.2	Pattern Generation	284
			287
	23.3	Patterning	207
	23.3 23.4	Patterning Powder Blasting	288
	23.3 23.4 23.5	Patterning Powder Blasting Deposition	288 288
	23.3 23.4 23.5 23.6	Patterning Powder Blasting Deposition Porous Silicon	288 288 291
	23.3 23.4 23.5 23.6 23.7	Patterning Powder Blasting Deposition Porous Silicon Molding with Lost Mold	288 288 291 294
	23.3 23.4 23.5 23.6 23.7 23.8	Patterning Powder Blasting Deposition Porous Silicon Molding with Lost Mold Exercises	288 288 291 294 295
	23.3 23.4 23.5 23.6 23.7 23.8	Patterning Powder Blasting Deposition Porous Silicon Molding with Lost Mold Exercises References and Related Reading	288 288 291 294 295 296
24	23.3 23.4 23.5 23.6 23.7 23.8 Serial	Patterning Powder Blasting Deposition Porous Silicon Molding with Lost Mold Exercises References and Related Reading Microprocessing	288 288 291 294 295 296 299
24	23.3 23.4 23.5 23.6 23.7 23.8 Serial 24.1	Patterning Powder Blasting Deposition Porous Silicon Molding with Lost Mold Exercises References and Related Reading Microprocessing Focused Ion Beam (FIB) Processing	288 288 291 294 295 296 299 299
24	23.3 23.4 23.5 23.6 23.7 23.8 Serial 24.1 24.2	Patterning Powder Blasting Deposition Porous Silicon Molding with Lost Mold Exercises References and Related Reading Microprocessing Focused Ion Beam (FIB) Processing Focused Electron Beam (FEB) Processing	288 288 291 294 295 296 299 299 301
24	23.3 23.4 23.5 23.6 23.7 23.8 Serial 24.1 24.2 24.3	Patterning Powder Blasting Deposition Porous Silicon Molding with Lost Mold Exercises References and Related Reading Microprocessing Focused Ion Beam (FIB) Processing Focused Electron Beam (FEB) Processing Laser Direct Writing	288 288 291 294 295 296 299 301 301
24	23.3 23.4 23.5 23.6 23.7 23.8 Serial 24.1 24.2 24.3 24.4	Patterning Powder Blasting Deposition Porous Silicon Molding with Lost Mold Exercises References and Related Reading Microprocessing Focused Ion Beam (FIB) Processing Focused Electron Beam (FEB) Processing Laser Direct Writing AFM Patterning	288 288 291 294 295 296 299 209 301 301 305
24	23.3 23.4 23.5 23.6 23.7 23.8 Serial 24.1 24.2 24.3 24.4 24.5	Patterning Powder Blasting Deposition Porous Silicon Molding with Lost Mold Exercises References and Related Reading Microprocessing Focused Ion Beam (FIB) Processing Focused Electron Beam (FEB) Processing Laser Direct Writing AFM Patterning Ink Jetting	288 288 291 294 295 296 299 301 301 305 306
24	23.3 23.4 23.5 23.6 23.7 23.8 Serial 24.1 24.2 24.3 24.4 24.5 24.6	Patterning Powder Blasting Deposition Porous Silicon Molding with Lost Mold Exercises References and Related Reading Microprocessing Focused Ion Beam (FIB) Processing Focused Electron Beam (FEB) Processing Laser Direct Writing AFM Patterning Ink Jetting Mechanical Structuring	288 288 291 294 295 296 299 301 301 305 306 307
24	23.3 23.4 23.5 23.6 23.7 23.8 Serial 24.1 24.2 24.3 24.4 24.5 24.6 24.7	Patterning Powder Blasting Deposition Porous Silicon Molding with Lost Mold Exercises References and Related Reading Microprocessing Focused Ion Beam (FIB) Processing Focused Electron Beam (FEB) Processing Laser Direct Writing AFM Patterning Ink Jetting Mechanical Structuring Chemical and Chemomechanical Machining	288 288 291 294 295 296 299 301 305 306 307
24	23.3 23.4 23.5 23.6 23.7 23.8 Serial 24.1 24.2 24.3 24.4 24.5 24.6 24.7	Patterning Powder Blasting Deposition Porous Silicon Molding with Lost Mold Exercises References and Related Reading Microprocessing Focused Ion Beam (FIB) Processing Laser Direct Writing AFM Patterning Ink Jetting Mechanical Structuring Chemical and Chemomechanical Machining Scaled Down Caracteristics	288 288 291 294 295 296 299 301 301 305 306 307 308

	24.9	Exercises References and Further Reading	310
25	D	Keterences and Further Reading	212
25	Proces	The Two Sides of the Wafer	313 214
	25.1	Device Example 1: Solar Cell	314
	25.2	Device Example 2: Microfluidic Sieves	316
	25.4	Wafer Selection	317
	25.5	Masks and Lithography	318
	25.6	Design Rules	318
	25.7	Resistors	320
	25.8	Device Example 3: PCR Reactor	322
	25.9	Device Example 4: Integrated Passive Chip	323
	25.10	Contamination Budget	324
	25.11	Thermal Processes	325
	25.12	Metallization Reservation and Reakering	320
	25.15	Exercises	327
	25.14	References and Related Reading	328
26	MOS	Transistor Fabrication	329
	26.1	Polysilicon Gate CMOS	329
	26.2	Polysilicon Gate CMOS: 10 µm to 1 µm	
		Generations	330
	26.3	MOS Transistor Scaling	333
	26.4	CMOS from 0.8 µm to 65 nm	335
	26.5	Gate Module	336
	26.6	SOI MOSFETs	339
	20.7	Inin-Film Iransistors	240
	20.8	Exercises	343
	20.7	References and Related Reading	344
27	Bipola	ar Transistors	347
	27.1	Fabrication Process of SBC Bipolar	
		Transistor	347
	27.2	Advanced Bipolar Structures	349
	27.3	Lateral Isolation	351
	27.4	BiCMOS Technology	352
	27.5	Cost of Integration	354
	27.0	Exercises References and Related Reading	354
20	M14:1	level Metallization	357
20	28.1	Two-Level Metallization	357
	28.2	Planarized Multilevel Metallization	359
	28.3	Copper Metallization	360
	28.4	Dual Damascene MetallizXation	361
	28.5	Low-k Dielectrics	362
	28.6	Metallization Scaling	364
	28.7	Exercises References and Related Reading	366
20	с с	Keletenees and Kelated Keading	300
29	20 1	Single Structural Layer Devices	360
	29.1	Materials for Surface Micromachining	371
	29.3	Mechanics of Free-Standing Films	372
	29.4	Cantilever Structures	373
	29.5	Membranes and Bridges	374
	29.6	Stiction	376
	29.7	Multiple Layer Structures	378
	29.8	Rotating Structures	379
	29.9	Hinged Structures	381
	29.10	CMOS Waters as Substrates	383
	29.11	Exercises References and Related Reading	202
		references and related reading	504

30	MEM	S Process Integration	387
	30.1	Silicon Microbridges	387
	30.2	Double-Sided Processing	389
	30.3	Membrane Structures	391
	30.4	Piezoresistive Pressure Sensor	392
	30.5	Tilting and Bending Through-Wafer Etched	572
	50.5	Structures	394
	30.6	Needles and Tips. Channels and Nozzles	396
	30.7	Bonded Structures	399
	30.8	Surface Micromachining Combined with	577
	50.0	Bulk Micromachining	400
	30.9	MEMS Packaging	401
	30.10	Microsystems	401
	30.11	Exercises	405
	50.11	References and Related Reading	406
21	D		400
31	Proces	ss Equipment	409
	31.1	Batch Processing vs. Single Water	100
		Processing	409
	31.2	Process Regimes: Temperature and Pressure	410
	31.3	Cluster Tools and Integrated Processing	412
	31.4	Measuring Fabrication Processes	412
	31.5	Equipment Figures of Merit	415
	31.6	Simulation of Process Equipment	415
	31.7	Tool Lifecycles	416
	31.8	Cost of Ownership	416
	31.9	Exercises	417
		References and Related Reading	417
32	Equip	ment for Hot Processes	419
	32.1	High-Temperature Equipment: Hot Wall	
		vs. Cold Wall	419
	32.2	Furnace Processes	419
	32.3	Rapid Thermal Processing/Rapid Thermal	
		Annealing	421
	32.4	Furnaces vs. RTP Systems	423
	32.5	Exercises	423
		References and Related Reading	424
33	Vacuu	m and Plasmas	425
55	33.1	Vacuum Physics and Kinetic Theory of	420
	55.1	Gases	425
	33.7	Vacuum Production	425
	22.2	Plasma Etabing	420
	33.5	Sputtering	427
	33.4	Residual Cas Incorporation into Deposited	420
	55.5	Film	420
	22.6	DECVD	430
	227	Pasidanaa Tima	430
	22.0	Evereises	431
	55.0	Excicises Deferences and Deleted Deeding	432
		References and Related Reading	432
34	CVD	and Epitaxy Equipment	433
	34.1	Deposition Rate	433
	34.2	CVD Rate Modeling	434
	34.3	CVD Reactors	435
	34.4	CVD with Liquid Sources	436
	34.5	Silicon CVD Epitaxy	437
	34.6	Epitaxial Reactors	437
	34.7	Control of CVD Reactions	439
	34.8	Exercises	439
		References and Related Reading	440
35	Clean	rooms	441
	35.1	Cleanroom Construction	441
	35.2	Cleanroom Standards	442
	35.3	Cleanroom Subsystems	444

Apj Apj Apj	39.6 39.7 39.8 pendix 2 pendix 1	Microfabricated Devices for Microfabrication Exercises References and Related Reading A Properties of Silicon B Constants and Conversion Factors C Oxide and Nitride Thickness by Color	494 495 496 499 501 503
Apj Apj	39.6 39.7 39.8 pendix 2	Microfabricated Devices for Microfabrication Exercises References and Related Reading A Properties of Silicon B Constants and Conversion Factors	494 495 496 499 501
Apj Apj	39.6 39.7 39.8 pendix A	Microfabricated Devices for Microfabrication Exercises References and Related Reading A Properties of Silicon B Constants and Conversion	494 495 496 499
Apj	39.6 39.7 39.8 pendix	Microfabricated Devices for Microfabrication Exercises References and Related Reading A Properties of Silicon	494 495 496 499
	39.6 39.7 39.8	Microfabricated Devices for Microfabrication Exercises References and Related Reading	494 495 496
	39.6 39.7 39.8	Microfabricated Devices for Microfabrication Exercises	494 495
	39.6 39.7	Microfabricated Devices for Microfabrication	101
	39.6		
	20 (IC–MEMS Integration	490
	39.5	Bonding and 3D Integration	489
	39.4	BioMEMS	488
	39.3	Microfluidics	486
	39.1 30 2	Proliferation of MEMS	485 786
<u> 59</u>	Micro 30.1	Internation at Large	485 485
20	M:	febrication at Large	482
	38.11	Exercises References and Related Reading	482
	38.10	Limits of Scaling	481
	38.9	Statistics and Yield	480
	38.8	Materials Challenges	480
	38.7	Moore's Law	478
	38.5 38.6	Memores Lithography Future	474 476
	38.4	Departure from Planar Bulk Technology	473
	38.3	MOS Scaling	471
		Manufacturing	470
	38.2	Historical Development of IC	
20	38.1	From Transistor to Integrated Circuit	469
38	Moore	e's Law and Scaling Trends	469
	57.10	References and Related Reading	467
	37.9	Snort Term and Long Term	467 467
	37.8	Magnetic Data Storage	466
	37.7	Solar Cells	464
	37.6	Flat-Panel Display Industry	463
	37.5	MEMS Industry	462
	37.4	IC Wafer Fabs	459
	37.2	IC Costs and Prices	458
	37.1	Silicon	457
37	Econo	mics of Microfabrication	457
		References and Related Reading	456
	36.9	Exercises	456
	36.8	Die Yield Loss	455
	36.6	Dielectric Defects and Quality	453
	36.5	Metallization Reliability	452
	36.4	Package Reliability	452
	36.3	Yield Ramping	450
	36.2	Yield Models	450
50	36.1	Yield Definitions and Formulas	449
36	Viold	and Reliability	447
	33.1	EXCICISES References and Related Reading	447 77
	35.6	Mini-Environments	447
	35.5	Cleanroom Operating Procedures	446
	35.4	Environment, Safety and Health (ESH)	445

Preface to the First Edition

Microfabrication is generic: its applications include integrated circuits, MEMS, microfluidics, micro-optics, nanotechnology and countless others. Microfabrication is encountered in slightly different guises in all of these applications: electroplating is essential for deep submicron IC metallization and for LIGA-microstructures; deep-RIE is a key technology in trench DRAMs and in MEMS; imprint lithography is utilized in microfluidics where typical dimensions are $100 \,\mu$ m, as well as in nanotechnology, where feature sizes are down to 10 nm. This book is unique because it treats microfabrication in its own right, independent of applications, and therefore it can be used in electrical engineering, materials science, physics and chemistry classes alike.

Instead of looking at devices, I have chosen to concentrate on microstructures on the wafer: lines and trenches, membranes and cantilevers, cavities and nozzles, diffusions and epilayers. Lines are sometimes isolated and sometimes in dense arrays, irrespective of linewidths; membranes can be made by timed etching or by etch stop; source/drain diffusions can be aligned to the gate in a mask aligner or made in a self-aligned fashion; oxidation on a planar surface is easy, but the oxidation of topographic features is tricky. The microstructure-view of microfabrication is a solution against outdating: alignment must be considered for both 100 µm fluidic channels and 100 nm CMOS gates, etch undercutting target may be 10 nm or 10 µm, but it is there; dopants will diffuse during high temperature anneals, but the junction depth target may be tens of nanometres or tens of micrometres.

A common feature of older textbooks is concentration on physics and chemistry: plasma potentials, boundary layers, diffusion mechanisms, Rayleigh resolution, thermodynamic stability and the like. This is certainly a guarantee against outdating in rapidly evolving technologies, but microfabrication is an engineering discipline, not physics and chemistry. CMOS scaling trends have in fact been more reliable than basic physics and chemistry in the past 40 years: optical lithography was predicted to be unable to print submicron lines and gate oxides today are thinner than the ultimate limits conceived in the 1970s. And it is pedagogically better to show applications of CVD films before plunging into pressure dependence of deposition rate, and to discuss metal film functionalities before embracing sputtering yield models.

In this book, another major emphasis is on materials. Materials are universal, and not outdated rapidly. New materials are, of course, being introduced all the time, but the basic materials properties like resistivity, dielectric constant, coefficient of thermal expansion and Young's modulus must always be considered for low-k and high-k dielectrics, SnO₂ sensor films, diamond coatings and 100 µm-thick photoresists alike. Silicon, silicon dioxide, silicon nitride, aluminium, tungsten, copper and photoresist will be met again in various applications: nitride is used not only in LOCOS isolation, but also in MEMS thermal isolation; aluminium not only serves as a conductor in ICs but also as a mirror in MOEMS; copper is used for IC metallization and also as a sacrificial layer under nickel in metal MEMS; photoresist acts not only as a photoactive material but also as an adhesive in wafer bonding.

Devices are, of course, discussed but from the fabrication viewpoint, without thorough device physics. The unifying idea is to discuss the commonalities and generic features of the fabrication processes. Resistors and capacitors serve to exemplify concepts like alignment sequence and design rules, or interface stability. After basic processes and concepts have been introduced, process integration examples show a wide spectrum of full process flows: for example, solar cell, piezoresistive pressure sensor, CMOS, AFM cantilever tip, microfluidic out-of-plane needle and super-self-aligned bipolar transistor. Small process-sequence examples include, similarly, a variety of structures: replacement gate, cavity sealing, self-aligned rotors and dual damascene-low-k options are among the others.

Older textbooks present microfabrication as a toolbox of MEMS or as the technology for CMOS manufacturing. Both approaches lead to unsatisfactory views on microfabrication. Ten years ago, chemical-mechanical polishing was not detailed in textbooks, and five years ago discussion on CMP was included in multilevel metallization chapter. Today, CMP is a generic technology that has applications in CMOS front-end device isolation and surface micromechanics, and is used to fabricate photonic crystals and superconducting devices. It therefore deserves a chapter of its own, independent of actual or potential applications. Similarly, wafer cleaning used to be presented as a preparatory step for oxidation, but it is also essential for epitaxy, wafer bonding and CMP. Device-view, be it CMOS or some other, limits processes and materials to a few known practices, and excludes many important aspects that are fruitful in other applications.

The aim of the book is for the student to feel comfortable both in a megafab and in a student lab. This means that both research-oriented and manufacturing-driven aspects of microfabrication must be covered. In order to keep the amount of material manageable, many things have had to be left out: high density plasmas are mentioned, but the emphasis is on plasma processing in general; KOH and TMAH etching are both described, but commonalities rather than differences are shown; imprint lithography and hot embossing are discussed but polymer rheology is neglected; alternatives to optical lithography are mentioned, but discussed only briefly. Emphasis is on common and conceptual principles, and not on the latest technologies, which hopefully extends the usable life of the book.

Structure of the Book

The structure of this book differs from the traditional structure in many ways. Instead of discussing individual process steps at length first and putting full processes together in the last chapter, applications are presented throughout the book. The chapters on equipment are separated from the chapters on processes in order to keep the basic concepts and current practical implementations apart.

The introduction covers materials, processes, devices and industries. Measurements are presented next, and more examples of measurement needs in microfabrication are presented in almost every chapter. A general discussion of simulation follows, and more specific simulation cases are presented in the chapters that follow.

Materials of microfabrication are presented next: silicon and thin films. Silicon crystal growth is shortly covered but from the very beginning, the discussion centres on wafers and structures on wafers: therefore, silicon wafering process, and resulting wafer properties are emphasized. Epitaxy, CVD, PVD, spin coating and electroplating are discussed, with resulting materials properties and microstructures on the centre stage, rather than equipment themselves. Lithography and etching then follow. This order of presentation enables more realistic examples to be discussed early on.

The basic steps in silicon technology, such as oxidation, diffusion and ion implantation are discussed next, followed by CMP and bonding. Moulding and stamping techniques have also been included. In contrast to older books, and to books with CMOS device emphasis, this book is strong in back-end steps, thin films, etching, planarization and novel materials. This reflects the growing importance of multilevel metallization in ICs as well as the generic nature of etch and deposition processes, and their wide applicability in almost all microfabrication fields. Packaging is not dealt with, again in line with wafer-level view of microfabrication. This also excludes stereomicrolithography and many miniaturized traditional techniques like microelectrodischarge machining.

Microfabrication is an engineering discipline, and volume manufacturing of microdevices must be discussed. Discussions on process equipment have often been bogged by the sheer number of different designs: should the students be shown both 13.56 MHz diode etcher, triode, microwave, ECR, ICP and helicon plasmas, and should APCVD, LPCVD, SA-CVD, UHV-CVD and PECVD reactors all be presented? In this book, the process equipment discussion is again tied to structures that result on wafers, rather than in the equipment per se: base vacuum interaction with thin-film purity is discussed; the role of RTP temperature uniformity on wafer stresses is considered; and surface reaction versus transport controlled growth in different CVD reactors is analysed. Cleanroom technology, wafer fab operations, yield and cost are also covered. Moore's law and other trends expose students to some current and future issues in microfabrication processes, materials and applications.

In many cases, treatment has been divided into two chapters: for example, Chapter 5 treats thin film basics, and Chapter 7 deals with more advanced topics. Lithography and etching have been divided similarly. This enables short or long course versions to be designed around the book. The figures from the book are available to teachers via the Internet. Please register at Wiley for access www.wileyeurope.com/go/microfabrication.

Advice to Students

This book is an introductory text. Basic university physics and chemistry suffices for background. Materials science and electronics courses will of course make many aspects easier to understand, but the structure of the book does not necessitate them. The book contains 250 homework problems, and in line with the idea of microfabrication as an independent discipline, they are about fabrication processes and microstructures; not about devices. Problems fall mainly in three categories: process design/analysis, simulations and back-of-the-envelope calculations. The problems that are designed to be solved with a simulator are marked by "S". A simple one-dimensional simulator will do. The "ordinary" problems are designed to develop a feeling for orders of magnitude in the microworld: linewidths, resistances, film thicknesses, deposition rates, stresses etc. It is often enough to understand if a process can be done in seconds, minutes or hours; or whether resistance range is milliohms, ohms or kiloohms. You must learn to make simplifying assumptions, and to live with uncertain data. Searching the Internet for answers is no substitute to simple calculations that can be done in minutes because the simple estimates are often as accurate (or inaccurate) as answers culled from Internet. It should be borne in mind that even constants are often not well known: for instance, recent measurements

of silicon melting point have resulted in values 1408 °C by one group, 1410 °C by one, 1412 °C by seven groups, 1413 °C by eight groups and 1416 °C by three groups, and if older works are encountered, values range from 1396 °C to 1444 °C. With thin film materials properties are very much deposition process dependent, and different workers have measured widely different values for such basic properties as resistivity or thermal conductivity. Even larger differences will pop up, if, for instance, the phase of metal film changes from body-centered cubic to β -phase: temperature coefficient of resistivity can then be off by a factor of ten. Polymeric materials, too, exhibit large variation in properties and processing. There are also calculations of economic aspects of microfabrication: wafer cost, chip size and yield. A bit of memory costs next to nothing, but the fabs (fab is short for fabrication facility) that churn out these chip are enormously expensive.

Comments and hints to selected homework problems are given in Appendix A. In Appendix B you can find useful physical constants, silicon material properties and unit conversion factors.

Preface to the Second Edition

If you search on "microfabrication" in Google Scholar, there will be over 100 000 hits; if you type in "MEMS" in Science Direct, you will get in excess of 300 000 hits; "transistor" in IEEE Xplore produces 60 000 articles; and "thin film" in Scirus, over a million articles. There is obviously no problem finding the scientific literature.

This book is a primer that prepares you to access the primary literature. It is a textbook, not a reference work or an encyclopedia, and even less a review article. This means that the topics and examples are chosen on pedagogic grounds, so many remarkable seminal works and recent breakthroughs are not addressed. It also means that most fabrication processes are not shown in full detail, rather fundamental ideas are described, and nuances and special features are left out, in order to highlight the main ideas. The articles and books in the "References and Further Reading" sections have been selected to be accessible to students, and serve as supplementary reading for assignments and exercises.

This is a fabrication text, and device physics is discussed only briefly. It would be impossible to include device physics because microfabrication can be applied to hundreds of different microdevices. In this book the examples are drawn mostly from CMOS, MEMS, microfluidics and solar cells, but there are examples from hard disk drives, flat panel displays, optics and optoelectronics, DNA chips, bipolar and power semiconductor devices, and nanotechnology.

What is New in this Second Edition?

There is about 25% more material, and the text and figures have been revised throughout. The basic structure of the book remains unchanged, and the order of chapters is mostly as in the first edition.

Silicon wafer basics are discussed in Chapter 4. More advanced wafers, and wafer behavior during processing, are discussed elsewhere, in Chapters 6 (epitaxy), 17 (bonding) and 22 (wafer engineering). Chapters 5 and 7 on thin films have been reorganized into basic and advanced chapters, with step coverage and stresses now included in the basic chapter.

Pattern generation (Chapter 8) now includes additional material on electron beam lithography. Chapter 9 introduces photoresists and optical lithography, but it is limited to $1 \times$ contact/proximity lithography only. Chapter 10 deals with advanced IC fabrication lithography with reduction steppers and scanners.

Chapter 12, on wafer cleaning and surface preparation, has been expanded to include polymer surface treatments and aspects of fluid behavior on surfaces that are important in fluidics.

Chapter 17 on bonding has been completely rewritten. It now covers fusion, anodic, metallic and adhesive bonding, including process physics and chemistry as well as technical implementations. Much of the more specialized material on silicon fusion bonding and SOI wafers has been moved to Chapter 22 on wafer engineering.

Chapter 18 has been completely rewritten and is now called "Polymer Microprocessing." In addition to the old material on embossing, imprinting and replica molding, it now contains more on polymer materials properties, thickresist lithography, polymer bonding and a great number of device examples, especially in fluidics.

Chapter 19, on glass microprocessing, is new, but it incorporates some elements of a dismantled chapter "Processing on Non-silicon Substrates". The new chapter, however, concentrates on processing glass itself, to make microdevices of glass, in addition to fabricating devices on glass.

Chapter 23, on special processes, is a collection of techniques which are not in the mainstream of microfabrication: namely, niche techniques, non-standard approaches, special materials, and the like. For instance, porous silicon by electrochemical etching has been moved from the etching chapter to this chapter, in order to streamline the basic etching chapter.

Another new chapter, Chapter 24, deals with serial microprocessing. This includes many direct writing and machining techniques, like focused ion beam processing, laser microfabrication and micromilling and machining.

The core of the book, Chapter 25, on process integration, is now hopefully more general because CMOS- and MEMS-specific issues have been moved to their respective chapters, Chapters 26 and 30. Examples include solar cell devices, fluidic filters, resistors and integrated passive devices and PCR chips for DNA amplification. The MOS chapter now covers thin film transistors (TFTs) as well. Advanced CMOS is treated in Chapter 38 in order to keep the introduction to CMOS simple enough.

The old Chapter 22, on sacrificial structures, has been moved, greatly expanded and renamed. It is now Chapter 29, entitled "Surface Micromachining." Chapter 30 concerns MEMS process integration. It has been completely rewritten and contains almost 100% more material with many device examples.

Chapter 31 on process equipment has been rewritten with elements from a dismantled chapter on integrated processing, and with parts from an old Chapter 37, Wafer fab.

Chapter 36 is now called "Yield and Reliability." It draws on the old chapters on yield, process integration and wafer fab. The discussion has been expanded, especially regarding MEMS reliability.

Each of Chapters 37, 38 and 39 can serve as a concluding chapter, with a slightly different emphasis: Chapter 37, on the economics of microfabrication, centers on costs and markets for CMOS, MEMS, solar and flat-panel displays, and magnetic data storage; Chapter 38, on Moore's law, deals with scaling trends in ICs; and Chapter 39, on microfabrication at large, concerns the integration of different technologies, materials and functionalities, scaling with "More than Moore."

Teachers adopting the text will have access to all the figures and tables in the book as PDF slides. Additionally, a solutions manual will be available at www.wiley.com/go/Franssila_Micro2e.

Acknowledgements

A number of people have contributed to this 2nd edition in various capacities. Sardar Bilal Alam, Susanna Aura, Kestas Grigoras, Eero Haimi, Klas Hjort, Ville Joksa Jokinen, Jari Koskinen, Heikki Kuisma, Tomi Laurila, Marianne Leinikka, Antti Niskanen, Victor Ovtchinnikov, Ville Saarela, Lauri Sainiemi, Ali Shah, Gianmario Scotti, Pia Suvanto, Markku Tilli and Santeri Tuomikoski each read part of the manuscript and gave input that led to rewriting and reorganizing of the text.

Numerous colleagues and friends have provided assistance in finding material, editing figures, helping with software, looking for articles, and contributing their SEMs and other primary material. These people include Veli-Matti Airaksinen, Tapani Alasaarela, Florence Amez-Droz, Nikolai Chekurov, Nico de Rooij, Kai-Erik Elers, Jean-Christophe Eloy, Martin Gijs, Leif Grönberg, Ulrika Gyllenberg, Atte Haapalinna, Kalle Hanhijärvi, Ole Hansen, Paula Heikkilä, Ari Hokkanen, Scotten W. Jones, Tord Karlin, Ivan Kassamakov, Hannu Kattelus, Marianna Kemell, Kimmo Kokkonen, Kai Kolari, Jorma Koskinen, Anders Kristensen, Anu Kärkkäinen, Boris Lamontagne, Volker Lerche, Lauri Lipiäinen, Laura Luosujärvi, Merja Markkanen, Jyrki Molarius, Juha Muhonen, Joachim Oberhammer, Peter Ochojski, Antti Peltonen, Tuomas Pensala, Risto J. Puhakka, Mikko Ritala, Tapani Ryhänen, Henrik Rödjegård, Tomi Salo, Anke Sanz-Velasco, Jens Schmid, Pekka Seppälä, Andreas Stamm, Andrey Timofeev, Daniel Tracy, Esa Tuovinen, Albert van den Berg, Brandon Van Leer and Matthias Worgull.

Simone Taylor, Nicky Skinner, Laura Bell and Clarissa Lim at Wiley have been instrumental in pulling it all together.

Last but not least, thanks are due to Anna, Aku, Atte, Kiira and Oliver.

Introduction

Integrated circuits, microsensors, microfluidics, solar cells, flat-panel displays and optoelectronics rely on microfabrication technologies. Typical dimensions are around 1 micrometer in the plane of the wafer (the range is rather wide, from 0.02 to $100 \,\mu$ m). Vertical dimensions range from atomic layer thickness (0.1 nm) to hundreds of micrometers, but thicknesses from 0.01 to $10 \,\mu$ m are most typical. Microfabrication is the collection of techniques used to fabricate devices in the micrometer range.

The historical developments of microfabrication-related disciplines are shown below. The invention of the transistor in 1947 sparked a revolution. The transistor was born out of the fusion of radar technology (fast crystal detectors for electromagnetic radiation) and solid state physics. Developments of microfabrication methods enabled the fabrication of many transistors on a single piece of semiconductor and, a few years later, the fabrication of integrated circuits; that is, transistors were connected to each other on the wafer, rather than separated from each other and reconnected on the circuit board.

Microelectronics makes use of the semiconductor properties of silicon, but it is also important that silicon dioxide is such a useful material, for passivating silicon surfaces and protecting silicon during wafer processing. Silicon dioxide is readily formed on silicon, and it is high-quality electrical insulator. In addition to silicon transistors, integrated circuits require multiple levels of metal wiring, to route signals. Silicon microelectronic devices today are characterized by their immense complexity and miniaturization: a billion transistors fit on a chip the size of a fingernail.

Micromechanics makes use of the mechanical properties of silicon. Silicon is extremely strong, and flexible beams, cantilevers and membranes can be made from it. Pressure sensors, resonators, gyroscopes, switches and other mechanical and electromechanical devices utilize the excellent mechanical properties of silicon. Microelectromechanical systems (MEMS) or



Figure 1.1 Evolution of microtechnology subfields from the 1960s onwards

microsystems, as they are also called, have expanded in every possible direction: microfluidics, microacoustics, biomedical microdevices, DNA microarrays, microreactors and microrockets to name a few. New subfields have emerged: BioMEMS, PowerMEMS, RF MEMS, as shown in Figure 1.1.

Silicon optoelectronic devices can be used as light detectors like diodes and solar cells, but light emitters like lasers and LEDs are made of gallium arsenide and indium phosphide semiconductors. Micro-optics makes use of silicon in another way: silicon, silicon dioxide and silicon nitride are used as waveguides and mirrors. MOEMS, or optical MEMS, utilize silicon in yet another way: silicon can be machined to make tilting mirrors, adjustable gratings and adaptive optical elements. The micromirror of Figure 1.2 takes advantage of silicon's smoothness and flatness for optics and its mechanical strength for tilting.

Microtechnology has evolved into nanotechnology in many respects. Some of the tools are common, like electron beam lithography machines, which were used to draw nanometer-sized structures long before the term nanotechnology was coined. Electron beam and ion beam defined nanostructures are shown in Figure 1.3. Thin films down to atomic layer thicknesses have been grown



Figure 1.2 Micromirror made of silicon, 1 mm in diameter, is supported by torsion bars $1.2 \,\mu$ m wide and $4 \,\mu$ m thick (detail figure). Reproduced from Greywall *et al.* (2003), Copyright 2003, by permission of IEEE



Figure 1.3 Electron microscope image of an electron beam defined gold–palladium horizontal nanobridge (courtesy Juha Muhonen, Aalto University) and vertical ion beam patterned nanopillars (courtesy Nikolai Chekurov, Aalto University); 100 nm minimum dimension in both

and deposited in the microfabrication communities for decades. Novel ways of creating nanostructures by self-assembly (self-organization) are being continuously adopted by the microfabrication community as tools to extend the capabilities of microfabrication. The tools of nanotechnology, such as the atomic force microscope (AFM), have been adopted in microfabrication as a way to characterize microstructures.

Solar cells and flat-panel displays can be large in area, but the crucial microstructures are similar to those in microdevices. Hard disks, and hard disk read/write heads especially, are microfabricated devices, with some of the most demanding feature size and film thickness issues anywhere in microfabrication.

Listed in the references and further reading section at the end of this chapter are a number of books and review articles on microfabrication in diverse disciplines.

1.1 Substrates

Silicon is the workhorse of microfabrication. Silicon is a semiconductor, and the power of microelectronics arises strongly from the fact that silicon is available in both p-type (holes as charge carriers) and n-type (electrons as



Figure 1.4 Silicon wafer, 100 mm in diameter, with about 200 device chips and a dozen test chips on it. Courtesy VTT

charge carriers), and its resistivity can be tailored over a wide range, from 0.001 to 20 000 ohm-cm. Silicon wafers are available in 100, 125, 150, 200 and 300 mm diameters and various thicknesses. Silicon is available in different crystal orientations, and the control of its crystal quality is very advanced.

Bulk silicon wafers (Figure 1.4) are single crystal pieces cut from larger single crystal ingots and polished. Silicon is extremely strong, on a par with steel, and it also retains its elasticity to much higher temperatures than metals. However, single crystalline (also known as monocrystalline) silicon wafers are fragile: once a fracture starts, it immediately develops across the wafer because covalent bonds do not allow dislocation movements.

Many microfabrication disciplines use silicon for convenience: it is available in a wide variety of sizes and resistivities; it is smooth, flat, mechanically strong and fairly cheap. Most of the machinery for microfabrication was originally developed for silicon ICs and newer technologies ride on those developments.

Single crystalline substrates include silicon, quartz (crystalline SiO₂), gallium arsenide (GaAs), silicon carbide (SiC), lithium niobate (LiNbO₃) and sapphire (Al₂O₃). Polycrystalline silicon is widely used in solar cell production. Amorphous substrates are also common: glass (which is SiO₂ mixed with metal oxides like Na₂O), fused silica (pure SiO₂; chemically it is identical to quartz) and alumina (Al₂O₃) are used in microfluidics, optics and microwave circuits, respectively. Sheets of polyimides, acrylates and many other polymers are also used as substrates. Substrates must be evaluated for available sizes, purities, smoothness, thermal stability,

mechanical strength, etc. Round substrates are compatible with silicon, but square and rectangular ones need special processing because tools for microfabrication are geared for round silicon wafers.

1.2 Thin Films

More functionality is built on the substrates by deposition (and further processing) of thin films: various conducting, semiconducting, insulating, transparent, superconducting, catalytic, piezoelectric and other layers are deposited on the substrates. Thin films for microfabrication include a wide variety of elements: metals of common usage include aluminum, copper, tungsten, titanium, nickel, gold and platinum. Metallic alloys and compounds commonly encountered include Al-0.5% Cu, TiW, titanium silicide (TiSi₂), tungsten silicide (WSi₂) and titanium nitride (TiN). The compound is stoichiometric if its composition matches the chemical formula; for example, there is one nitrogen atom for each titanium atom in TiN. In practice, however, titanium nitride is more accurately described as TiN_x , with the exact value of x determined by the details of the deposition process. The most common dielectric thin films are silicon dioxide (SiO_2) and silicon nitride (Si_3N_4) . Other dielectrics include aluminum oxide (Al2O3), hafnium dioxide (HfO₂), diamond, aluminum nitride (AlN) and many polymers.

A special case of thin-film deposition is epitaxy: the deposited film registers the crystalline structure of the underlying substrate, and, for example, more single crystal silicon can be deposited on a silicon wafer but with different dopant atoms and different dopant concentration.

The general material structure of a microfabricated devices is shown in Figure 1.5. Interfaces between the thin film and bulk, and between films, are important for the stability of structures. Wafers experience a number



Figure 1.5 Materials and interfaces in a schematic microstructure



Figure 1.6 Single crystalline, polycrystalline and amorphous materials

of thermal treatments during their fabrication, and various chemical and physical processes are operative at interfaces, for example chemical reactions and diffusion. Sometimes reactions between films are desired, but most often they should be prevented. This can be achieved by adding extra films, known as barriers, in between films.

For example, thin film 1 might present an aluminum conductor and thin film 2 the passivation layer of silicon nitride; or films 1 and 2 are antireflective and scratch-resistant coatings in optics; or film 1 is thin tunnel oxide and film 2 a charge storage layer (as in memory cards).

Surface physical properties like roughness and reflectivity are material and fabrication process dependent. The chemical nature of the surface is important: some surfaces are reactive, others passive. Many surfaces will be covered by native oxide films if left unattended for some time: for example, silicon, aluminum and titanium form surface oxides over a time scale of hours. Water vapor adsorbed on surfaces must be eliminated before the wafers are processed further.

Thick substrates are not immune to thin films: a thin film $0.1\,\mu\text{m}$ thick may have such a high stress that a silicon wafer 500 μm thick will be curved by tens of micrometers; or minute iron contamination on the surface will diffuse through a wafer 500 μm thick during a fairly moderate thermal treatment.

Just like substrate wafers, the grown and deposited thin films can be

- · single crystalline
- polycrystalline
- amorphous

as shown in Figure 1.6. During wafer processing, single crystal films usually stay single crystalline, but they can be amorphized by ion bombardment for example. Polycrystalline films experience grain growth, for instance during heat treatments. Foreign atoms, dopants and



Figure 1.7 Atomic layer deposited aluminum oxide and titanium oxide thin films over silicon waveguide ridges. Courtesy Tapani Alasaarela, Aalto University

alloying atoms do not distribute themselves uniformly in polycrystalline material but aggregate at grain boundaries, which can lead to both beneficial and detrimental effects, depending on the particular materials and process conditions. Amorphous films can stay amorphous or they can crystallize during high-temperature steps, usually into the polycrystalline state.

Sometimes it is enough to deposit films on flat, planar wafers, but most often the films have to extend over steps and into trenches (Figure 1.7). These severe topographies introduce further deposition process-dependent subtleties.

Note on notations

~.	
<\$1>	single crystal material
c-Si	single crystal material
α-Si/a-Si	amorphous material
a-Si:H	amorphous material with imbedded
	hydrogen (atomic % sometimes given)

nc-Si	nanocrystalline material (grain size a
	few nanometers)
µc-Si	microcrystalline material (grain size in
	the range of tens of nanometers)
mc-Si	multicrystalline (large-grained
	polycrystalline, grain size ≫ film
	thickness)
Al-0.5% Cu	aluminum alloy with 0.5% copper
W ₂ N, Si ₃ N ₄	stoichiometric compounds
SiN_x , $x \approx 0.8$	non-stoichiometric compound
W:N	stuffed material, nitrogen at grain
	boundaries (non-stoichiometric)
$WF_6(g)$	material in gas phase (for WF_6 ,
	boiling point 17° C)
WF ₆ (1)	material in liquid phase
W (s)	material in solid phase
H ₂ SiOF ₆ (aq)	aqueous solution
SiH ₂ (ad)	material adsorbed on a surface
Si/SiO ₂ /Si ₃ N ₄	film stacks are marked with substrate
	or bottom film on the left

1.3 Processes

Microfabrication processes consist of four basic operations:

- 1. High-temperature processes to modify the substrate.
- 2. Thin-film deposition on the substrate.
- 3. Patterning of thin films and the substrate.
- 4. Bonding and layer transfer.

Under each basic operation there are many specific technologies, which are suitable for certain devices, substrates, linewidths or cost levels. Some techniques work well in research, producing a few devices with elaborate features, but completely different methods may be required if those devices are to be mass produced.

Surface preparation and wafer cleaning could be termed the fifth basic operation but, unlike the other four, no permanent structures are made. Surfaces are modified by etching away a few atomic layers, or by depositing one molecular layer. Surface preparation requirements are widely different in different process steps: in wafer bonding it is paramount to eliminate particles that would create voids if left between the wafers, while in oxidation it is important to eliminate metallic contamination and in epitaxy to ensure that native oxides are removed.

High-temperature steps are used to oxidize silicon and to dope silicon by diffusion, and they are crucial for making transistor, diodes and other electronic devices.



Figure 1.8 Diffusion process: the 2.2 eV barrier can be crossed at ease at 900 °C but the frequency of crossing the 3.5 eV barrier is low. A higher temperature, for example 1050 °C, would be needed for the 3.5 eV barrier to be crossed at ease

Devices like piezoresistive pressure sensors also rely on high-temperature steps, with epitaxy and resistor diffusion as the key processes. High-temperature steps can be simulated extensively, by solving diffusion equations on a computer. The high-temperature regime in microfabrication is ca. 900 °C to 1200 °C, temperatures where dopants readily diffuse and the silicon oxidation rate is technically relevant.

Many chemical and physical processes are exponentially temperature dependent. The Arrhenius equation (Equation 1.1) is a very general and very useful description of the rates of thermally activated processes. Activation energy can be illustrated as a jumping process over a barrier (Figure 1.8). According to the Boltzmann distribution, an atom at temperature T has an excess of energy E_a with a probability $\exp(-E_a/kT)$. Higher temperature leads higher barrier crossing probability:

rate =
$$z(T) e^{(-E_a/kT)}$$

 $k = 1.38 \times 10^{-23} \text{ J/K} = 8.62 \times 10^{-5} \text{ eV/K}$ (1.1)

The magnitude of the pre-exponential factor z(T) and the activation energy E_a vary a lot.

In etching reactions, the activation energy is below 1 eV, in polysilicon chemical vapor deposition E_a is 1.7 eV, in substitutional dopant diffusion it is 3.5-4 eV and in silicon self-diffusion 5 eV. For a silicon etching process with 0.7 eV activation energy, raising the temperature from 20 to 40 °C results in a rate six times higher.

A great many microfabrication processes show Arrhenius-type dependence: etching, resist development, oxidation, epitaxy, chemical vapor deposition (which are chemical processes) are all governed by exponential temperature dependencies, as are diffusion, electromigration and grain growth (which are physical processes).

Low-temperature processes leave metal-to-silicon interfaces stable, and generally $450 \,^{\circ}$ C is regarded as the upper limit for low temperatures. Between 450 and 900 $^{\circ}$ C there is a middle range which must be discussed with specific materials and interfaces in mind.

The high-temperature regime is also known as the frontend of the line (FEOL) in the silicon IC business and the low-temperature regime as the back-end of the line (BEOL). But these terms have other meanings as well: for many people in the electronics industry outside silicon wafer fabrication, front-end includes all processing on wafers, and back-end refers to dicing, testing, encapsulation and assembly. We will use the first definition.

Many thin-film steps can be carried out identically on silicon wafers and other substrates; by definition they are layers deposited on top of a substrate. Thin-film steps do not affect the dopant distribution inside silicon; that is, diodes and transistors are unaffected by them.

Processes act on whole wafers – this is the basic premise. The whole wafer is subject to, for instance, diffusion from the gas phase, and metal is evaporated everywhere. Either selected areas must be protected by masks before the process, or else the material must be removed from selected areas afterward, by etching or polishing.

Patterning processes define structures usually in two steps: polymer processing to form an intermediate pattern which then acts as a mask for etching, deposition, ion implantation or other modification of the underlying material; and after the pattern has been transferred to solid material, the intermittent polymer mask is removed.

The main patterning technique in microfabrication is optical lithography, also known as photolithography. In Figure 1.9 photolithography is shown side by side with the thermal imprint/embossing process. In both processes a polymer film is modified locally to create patterns. In lithography, photosensitive polymer film is exposed to UV light, which hardens the polymer by crosslinking (so-called negative resists). In imprinting, a thermoplastic polymer softens upon heating, and a master stamp is pressed against it. The system is allowed to cool down before the stamp is released, and then the polymer retains its imprinted shape.

Many old methods have been successfully scaled down to micrometer and nanometer scales. Etching was once used by knights to engrave their armor with their coats-of-arms, and metal etching with similar acidic solutions can make aluminum patterns in the micrometer range. Once an original microstamp or nanostamp has been made, its replication into polymers is fairly easy (it is actually the detachment that is difficult). Electroplating is likewise easily applicable to nanometer structures. Casting polymers into micromolds is also popular in microfabrication: the elastomeric (rubber-like) material PDMS (poly(dimethyl)siloxane) is a favorite material for simple microfluidic devices.



Development of image

Bottom clearing etch

Figure 1.9 Optical lithography (left) and thermal imprint (right): UV light crosslinks photosensitive polymer, and unexposed parts are developed away (in so-called negative resists). In imprinting, softened polymer is forced to shape, and after cooling the shape is retained even though the master is removed. In imprinting, some material remains at the bottom and must be cleared by etching

Wafer bonding and layer transfer enable more complex structures to be made. Bonding a wafer on top of a trench turns it into a channel, useful for microfluidics. Bonding more wafers can lead to elaborate fluidic channel patterns, as in the burner of a flame ionization detector, Figure 1.10. Bonding two wafers with electrodes creates a capacitor, for instance for pressure sensing. Bonding two different wafers can also be used simply as a method to create a new kind of a starting wafer, with the best properties of the two wafers combined.

These elementary operations of patterning, modification, deposition and bonding are combined many times over to create devices. Process complexity is often discussed in terms of the number of lithography steps (the



Figure 1.10 Oxyhydrogen burner of a flame ionization detector by Pyrex–glass/silicon/Pyrex–glass bonding. Reproduced from Zimmermann *et al.* (2002), Copyright © 2002 by permission of Elsevier Science Ltd

term mask levels is also used): five lithography steps are enough for a simple PMOS transistor (late 1960s' technology, and still used as a student lab process in many universities), and many MEMS, solar cell and flat-panel display devices can be made with two to six photolithography steps, but 32 nm linewidth microprocessors and logic circuits require over 30 patterning steps.

1.4 Dimensions

Microfabricated systems have minimum dimensions from 20 nm to 50 μ m, depending on the device types. Advanced microprocessors and memories and the read/write heads of hard disk drives must have features <100 nm to be competitive. In Figure 1.11 the transmission electron micrograph shows the cross-section of a 65 nm MOS gate. Many other electronic devices like RF and power transistors make do with 100 nm to 1 μ m dimensions. MEMS devices typically have 1–10 μ m minimum lines and microfluidic devices might have 50 μ m as the smallest feature.

Microfabricated device sizes are compared to physical, chemical and biological small objects in Figure 1.12, with microscopy methods capable of observing them.

Narrow individual lines can be made by a variety of methods; what really counts is resolution, the power to resolve two neighboring structures. It determines the device packing density. Resolution usually gets most attention when microscopic dimensions are discussed, but alignment between structures in different lithography steps is equally important. Alignment is, as a rule of thumb, onethird of minimum linewidth. High resolution but poor alignment can result in inferior device packing density compared to poorer resolution but tighter alignment.

As another rule of thumb, vertical and lateral dimensions of microdevices are similar. If the height-to-width



Figure 1.11 Transmission electron microscope image of 65 nm MOS transistor gates. Courtesy Young-Chung Wang, FEI Company

or aspect ratio is more than 2:1, special processing is needed, and new phenomena need to be addressed in such three-dimensional devices. Highly 3D structures are used extensively in both deep submicron ICs and in MEMS, for example in the microneedle of Figure 1.13.

Oxide thicknesses below 5 nm are used in CMOS manufacturing as gate oxides and as flash-memory tunnel oxides. Epitaxial layer thicknesses go down to the atomic layer and up to $100 \,\mu\text{m}$ in the thick end. There are also self-limiting deposition processes which enable extremely thin films to be made, often at the expense of deposition

0.1 nm	1 nm	10 nm	100 nm	1 µm	10 µm	100 µm	
	X-rays	EUV	UV vi	sible IR			
atoms	biom	olecules	viruses ba	cteria cell	s		
	R& trar	D nsistors	CMOS production	on	MEMS devices	fluidic devices	
TEM	AFM	SEM	NSOM	l optica	ll microscop	De	
			smog	smoke	dust		

Figure 1.12 Dimensions in the microworld: electromagnetic radiation, natural objects, humanmade devices, microscopy methods and dirt



Figure 1.13 Silicon microneedle, about $100 \,\mu\text{m}$. Reproduced from Griss and Stemme (2003), Copyright 2003, by permission of IEEE

rate. Chemical vapor deposition (CVD) can be used for anything from a few nanometers to a few micrometers. Sputtering also produces films from 0.5 nm to 5 μ m. Spin coating is able to produce films as thin as 100 nm, or as thick as 100 μ m. Typical applications include polymer spinning. Electroplating (galvanic deposition) can produce metal layers of almost any thickness, from a few nanometers up to hundreds of micrometers.

But almost every device includes structures with dimensions of about $100 \,\mu\text{m}$. These are needed to interface the microdevices to the outside world: most devices need electrical connections (by a wire-bonding or bumping process); microfluidic devices must be connected to capillaries or liquid reservoirs; solar cells and power semiconductors must have thick and large metal areas to bring in and take out the high currents involved; and connections to and from optical fibers require structures about the size of fibers, which is also on the order of $100 \,\mu\text{m}$.

1.5 Devices

Microfabricated device can be classified in many ways:

- material: silicon, III–V, wide band gap (SiC, diamond), polymer, glass
- integration: monolithic integration, hybrid integration, discrete devices
- active vs. passive: transistor vs. resistor, valve vs. sieve
- interfacing: externally (e.g., sensor) vs. internally (e.g., processor).

The above classifications are based on device material or functionality. In this book we are concentrating on fabrication technologies, so the following classification is more useful:

- volume (bulk) devices
- surface devices
- · thin-film devices
- stacked devices.

Power transistors, thyristors, radiation detectors and solar cells (Figure 1.14) are volume devices: currents are generated and transported (vertically) through the wafer, or, alternatively, device structures extend through the wafer, as in many bulk micromechanical devices. The starting





Figure 1.14 Volume devices: (a) passivated emitter, rear locally diffused solar cell, reproduced from Green (1995) by permission of University of New South Wales; (b) n-channel power MOSFET cross-section, reproduced from Yilmaz *et al.* (1991) by permission of IEEE

wafers for volume devices need to be uniform throughout. Patterns are often made on both sides of the wafer and it is important to note that some processes affect both sides of the wafer and some are one sided.

Surface devices make use of the material properties of the substrate but generally only a fraction of wafer thickness is utilized in making the devices. However, device structure or operation is connected with the properties of the substrate. Most ICs fall under this category: namely, MOS and bipolar transistors, photodiodes, CCD image sensors as well as III–V optoelectronic devices.

In silicon CMOS, only the top $5 \,\mu$ m layer of the wafer is used in making the active devices, the remaining $500 \,\mu$ m of wafer thickness being for support: that is, mechanical strength and impurity control. Shown in Figure 1.15 are CMOS polysilicon gates of $0.5 \,\mu$ m width and $0.25 \,\mu$ m



Figure 1.15 Surface devices: $0.5 \,\mu$ m minimum linewidth CMOS in a scanning electron microscope (SEM) view



Figure 1.16 Curl switch. Reproduced from Oberhammer and Stemme (2004), Copyright 2004, by permission of IEEE

height. Surface devices can have very elaborate 3D structures, like multilevel metallization in logic circuits, which can be $10\,\mu$ m thick, but this is still only a fraction of wafer thickness; therefore the term surface device applies.

Devices can be built by depositing and patterning thin films on the wafers, where the wafer has no role in device operation. Wafer properties like thermal conductivity or optical transparency may be part of device operation, but another substrate could be used instead. Thin-film transistors (TFTs) are most often fabricated on non-semiconductor substrates of glass, plastic or steel. Devices like RF switches and relays, optical modulators or DNA arrays are often fabricated on silicon wafers for convenience, but they could be fabricated on glass or polymer substrates as well. Figure 1.16 shows a RF switch: the silicon nitride/gold thin film flap curls up because of film stresses, but can be forced flat by electrostatic actuation.

In MEMS devices with free-standing elements, membranes and cantilevers pose certain processing limitations



Figure 1.17 A microturbine by five-wafer silicon-tosilicon bonding. Reproduced from Lin *et al.* (1999) by permission of IEEE

of their own. Many processes cannot be done on movable, bending structures because they are not stable enough, and therefore the release step is often the very last process step. Similarly, devices with through-wafer holes pose serious limitations in many process steps.

Stacked devices are made by layer transfer and bonding techniques. Two or more wafers are joined together permanently. Devices with vacuum cavities, for example absolute pressure sensors, accelerometers and gyroscopes, are stacked devices made of bonded silicon/glass wafer pairs. Micropumps and valves are typically stacks of many wafers. Figure 1.17 shows a microturbine. It is made by bonding together five wafers. More and more layer transfer and wafer bonding techniques are being developed, and stacked devices of various sorts are expected to be appear, for example GaAs optical devices bonded to Sibased electronics, or MEMS devices bonded to ICs.

1.6 MOS Transistor

The MOS transistor is a capacitor with a silicon substrate as the bottom electrode, the gate oxide as the capacitor dielectric and the gate metal as the top electrode (Figure 1.18). The MOS transistor has been the driving force of the microfabrication industries. It is the top device by all measures: number of devices sold, the narrowest linewidths and the thinnest oxides in mass production, as well as dollar value of production. Most equipment for microfabrication was originally designed for MOS IC fabrication, and later adapted to other applications.

Despite the name MOS, the gate electrode is usually made of phosphorus-doped polycrystalline silicon, not of



Figure 1.18 Schematic of a MOS transistor: gate, source (S) and drain (D) in an active area defined by thick isolation oxide

metal. The basic function of a MOS transistor is to control the flow of electrons from the source to drain by the gate voltage and the field it generates in the channel. In a NMOS transistor, a positive voltage on the gate pulls electrons from the p-type channel to the Si/SiO₂ interface where an overabundance of electrons inverts the region under the gate to n-type, enabling electrons to flow from the n+ source to the n+ drain.

Transistors are isolated electrically from neighboring transistors by SiO_2 field oxide areas. This isolation takes up a lot of area, and therefore the transistor packing density on a chip does not depend on transistor dimensions alone.

Scaling down MOS transistor channel length makes the transistors faster. The other main aspect is area scaling: a factor N linear dimension scaling reduces the area to A/N^2 . Gate width, gate oxide thickness and source/drain diffusion depths are closely related, and the ratios are more or less unchanged when the transistors are scaled down. As a rough guide, for a gate width of L, the oxide thickness is L/50, and the source/drain junction depth is L/5.

1.7 Cleanliness and Yield

Microfabrication takes place under carefully controlled conditions of constantly circulating purified airflow, with temperature, humidity and vibrations also under strict control because micrometer-scale structures would otherwise be destroyed by particles or else the lithography process would be ruined by vibrations or temperature and humidity fluctuations. Personnel in cleanrooms wear gowns to prevent particle emissions (Figure 1.19), and work procedures have been developed to minimize all disturbances.

Wafers are cleaned actively during processing: thousands of liters of ultrapure water (UPW, as known as de-ionized water, DIW) is used for each wafer during



Figure 1.19 Working in a cleanroom, courtesy VTT

device fabrication. This is the dynamic part of particle cleanliness: the passive part comes from careful selection of materials for cleanroom walls, floors and ceilings, including sealants and paints, as well as selection of materials for design and for process equipment, wafer storage boxes and all associated tools, fixtures and jigs.

Even though extreme care is taken to ensure cleanliness in microprocessing, some devices will always be defective. As the number of process steps increases, yield *Y* goes down according to

$$Y = Y_0^n \tag{1.2}$$

where Y_0 is the yield of a single process step and *n* is the number of steps. With 100 process steps and 99% yield in each individual step, this results in a 37% yield (representative of a 64 k DRAM chip), but a 99% yield for a 500-step process (representative of a 16 Mbit DRAM) results in a yield <1%. Clearly a 99% yield is not enough for modern memory fabrication. Chip design also affects yield through area:

$$Y = e^{-DA} \tag{1.3}$$

where A is the chip area and D is the defect density: making small chips is much easier than making big chips.

Yield has two major components: stochastic and systematic. Stochastic (random) defects are unpredictable occurrences of pinholes in protective films, particle adhesion on the wafer, corrosion of metal lines, etc. Systematic defects come from equipment performance limitations, impurities in starting materials and design errors: two features may be placed so close to each other that they inadvertently touch, or impurities in chemicals do not allow low enough leakage currents.



Figure 1.20 Silicon wafer with chips, alignment marks and edge exclusion. The scribe line area is reserved for dicing the chips separately

IC wafers contain typically a hundred or hundreds of chips (also called die). This is depicted in Figure 1.20. It also shows the other elements: alignment marks for registering structures on different layers to each other; and scribe lines, the space reserved for dicing the wafer into separate chips after completing the processing. The number of chips on a wafer has remained more or less unchanged for decades because chip size and wafer size have grown in parallel: 0.2 cm² chips were made on 100 mm wafers while 2 cm² chips are usual on 300 mm wafers. In extreme cases only one chip fits the wafer, for example a solar cell, a thyristor or a position-sensitive radiation detector. Microfluidic separation devices with channels 5 cm long and optical waveguide devices with large radii of curvature can have a handful of devices per wafer. With standard logic chips or micromechanical pressure sensors and accelerometers, thousands can be crammed together to fit a wafer.

1.8 Industries

Worldwide, about \$6 billion is spent on silicon wafers annually. These are used to make \$250 billion worth of semiconductor devices, which fuel the \$1200 billion electronics industry. In 2009, about 10¹⁹ transistors were shipped, approximately 1 billion devices for each and every person on Earth. As recently as 1968 it was one transistor per year per person. Price of course explains a

Wafer size	% of area	% of wafers
300 mm	38	15
200 mm	38	35
150 mm	17	30
<150 mm	7	20

Table 1.1Wafer size and linewidth distributionin 2009

Linewidth distribution in production:

\geq 400 nm	10%	
160–400 nm	15%	
80-160 nm	20%	
65-80 nm	20%	
<65 nm	35%	
Data from SEMI and SICAS		

lot: in 1968 transistors cost about 1\$ a piece; in 2009 the cost was less than one-millionth of a cent.

Device density on chips is quadrupling every three years, a trend known as Moore's law.

Scaling has continued relentlessly for the past 50 years. Linewidths were in the $30 \,\mu\text{m}$ range in the early 1960s, and they are $30 \,\text{nm}$ in the year 2010. Lithographic scaling has thus improved packing density by a factor of a million (linear dimension scaling by a factor of 1000 equals area density scaling by a factor of 1 000 000). The number of transistors on a chip has increased from one to one billion, however. The other two main factors have been an increase in chip size and in circuit cleverness: new designs, new fabrication processes and novel materials use less area for the same functionality.

IC technology generations are classified by their linewidths and each new generation has dimensions roughly 30% smaller than the previous one. In 2010 the minimum linewidth in production is about 30 nm, but this represents just a small fraction of all ICs manufactured. The 200 million wafers (approximately 6 square kilometers) are distributed as shown in Table 1.1. Small wafers are used to fabricate specialty ICs, MEMS and power devices. Gigabit memories and latest generation processors are made on 300 mm wafers. When counted as silicon area, the smaller linewidths gain in importance because linewidth scaling has been accompanied by an increase in wafer size, which means that 65 nm devices are fabricated on 300 mm wafers but 1 µm devices on 100 mm wafers. Only 35% of all devices are fabricated with the latest 45 nm and 32 nm generation technologies, but the fabrication facilities for the 65 nm technology generation (commonly called

"wafer fabs" or simply "fabs") are very new: they were mostly built in 2005–2007.

The microsystems/MEMS industry as such does not exist: microsystems are more a technology than an industry, therefore statistics are erratic. Some estimates put microsystem sales at \$8 billion. The flat-panel display industry has sales of close to \$100 billion. The solar cell industry is growing rapidly, with sales of \$30 billion. The magnetic data storage industry is similar in size but consists of a limited number of established players, while the solar industry is mostly populated by start-up companies.

Note on drawings

The z-dimension is enlarged relative to the x- and y-directions to make drawings easier to read. For example, in bulk micromechanics the diaphragm of a piezoresistive sensor is $20\,\mu\text{m}$, or 5% of wafer thickness, and the piezoresistor diffusion depth is 5% of diaphragm thickness, that is $1\,\mu\text{m}$.

1.9 Exercises

- 1. Silicon atom density is $5 \times 10^{22} \text{ cm}^{-3}$. If the boron dopant concentration is 10^{15} cm^{-3} , how far are the boron atoms from each other?
- 2. IC chips are getting larger even though the linewidths are scaled down because more functions are integrated on a chip. Calculate the signal line resistance for:
 - (a) aluminum conductors 1 μm thick, 3 μm wide and 500 μm long (resistivity 3 μohm-cm);
 - (b) copper conductors 0.3 μm wide, 0.5 μm thick and 1 mm long (resistivity 2 μohm-cm).
- Silicon dioxide can sustain a 10 MV/cm electric field. Calculate oxide thickness regimes for:
 - (a) CMOS ICs where the operating voltages are 1-5 V;
 - (b) capillary electrophoresis (CE) microfluidic chips where 500–5000 V is used.
- 4. DRAM memory is a capacitor. How many electrons are stored in a DRAM capacitor if it has an area of $1 \,\mu\text{m}^2$ and a silicon dioxide dielectric 5 nm thick?
- 5. A micromechanical pressure sensor consists of a 1 mm^2 movable silicon electrode and $1 \mu \text{m}$ air gap as the dielectric. What is the capacitance? If femtofarad capacitance change can be measured, what is the corresponding displacement of the movable capacitor electrode?
- 6. Aluminum wires do not tolerate current densities higher than 1 MA/cm². What are the maximum currents that can run in micrometer aluminum wiring?