# Phase Lock Loops and Frequency Synthesis

Věnceslav F. Kroupa

Academy of Sciences of the Czech Republic, Prague



Phase Lock Loops and Frequency Synthesis

# Phase Lock Loops and Frequency Synthesis

Věnceslav F. Kroupa

Academy of Sciences of the Czech Republic, Prague



Copyright © 2003

John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex PO19 8SQ, England

Telephone (+44) 1243 779777

Email (for orders and customer service enquiries): cs-books@wiley.co.uk Visit our Home Page on www.wileyeurope.com or www.wiley.com

All Rights Reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning or otherwise, except under the terms of the Copyright, Designs and Patents Act 1988 or under the terms of a licence issued by the Copyright Licensing Agency Ltd, 90 Tottenham Court Road, London W1T 4LP, UK, without the permission in writing of the Publisher. Requests to the Publisher should be addressed to the Permissions Department, John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex PO19 8SQ, England, or emailed to permreq@wiley.co.uk, or faxed to (+44) 1243 770620.

This publication is designed to provide accurate and authoritative information in regard to the subject matter covered. It is sold on the understanding that the Publisher is not engaged in rendering professional services. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

#### Other Wiley Editorial Offices

John Wiley & Sons Inc., 111 River Street, Hoboken, NJ 07030, USA

Jossey-Bass, 989 Market Street, San Francisco, CA 94103-1741, USA

Wiley-VCH Verlag GmbH, Boschstr. 12, D-69469 Weinheim, Germany

John Wiley & Sons Australia Ltd, 33 Park Road, Milton, Queensland 4064, Australia

John Wiley & Sons (Asia) Pte Ltd, 2 Clementi Loop #02-01, Jin Xing Distripark, Singapore 129809

John Wiley & Sons Canada Ltd, 22 Worcester Road, Etobicoke, Ontario, Canada M9W 1L1

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.

#### British Library Cataloguing in Publication Data

A catalogue record for this book is available from the British Library

ISBN 0-470-84866-9

Typeset in 10.5/13pt Times by Laserwords Private Limited, Chennai, India Printed and bound in Great Britain by TJ International, Padstow, Cornwall This book is printed on acid-free paper responsibly manufactured from sustainable forestry in which at least two trees are planted for each one used for paper production. To my wife Magda for her encouragement in starting and finishing this work

# Contents

P	Preface	
1	Basic Equations of the PLLs	1
	1.1 Introduction	1
	1.2 Basic Equations of the PLLs	1
	1.3 Solution of the Basic PLL Equation in the Time Domain	4
	1.3.1 Solution in the Closed Form	4
	1.3.2 Linearized Solution	5
	1.4 Solution of Basic PLL Equations in the Frequency Domain	6
	1.5 Order and Type of PLLs	7
	1.5.1 Order of PLLs	8
	1.5.2 Type of PLLs	9
	1.5.3 Steady State Errors	9
	1.6 Block Diagram Algebra	10
	References	12
2	PLLs of the First and Second Order	13
	2.1 PLLs of the First Order	13
	2.2 PLLs of the Second Order	15
	2.2.1 A Simple RC Filter	15
	2.2.2 Phase Lag-lead RRC or RCC Filter	17
	2.3 PLLs of the Second Order of Type 2	20
	2.3.1 PLLs of the Second Order of Type 2 with Voltage Output PD	21
	2.3.2 PLLs of the Second Order of Type 2 with Current Output Phase	
	Detector	23
	2.4 Second-order PLLs with Frequency Dividers in the Feedback Path	26
	References	27
3	PLLs of the Third and Higher Orders	29
	3.1 General Open-loop Transfer Function $G(s)$	30
	3.1.1 Additional RC Section	30
	3.1.2 Two RC Sections	30

		3.1.3 Active Second-order Low-pass Filter	32
		3.1.4 Twin-T RC Filter	33
		3.1.5 PLLs with a Selective Filter in the Feedback Path	35
		3.1.6 Time Delays in PLLs	38
	3.2	Higher-order Type 2 PLLs	41
		3.2.1 Third-order Loops: Lag-lead Filter with Additional RC Section	41
		3.2.2 Third-order Loop: Second-order Lag Filter Plus RC Section	43
		3.2.3 Fourth-order Loops	46
		3.2.4 Fifth-order Loops	49
	3.3	PLLs with Transmission Blocks in the Feedback Path	55
		3.3.1 Divider in the Feedback Path	55
		3.3.2 IF Filter in the Feedback Path	56
		3.3.3 IF Filter and Divider in the Feedback Path	56
	3.4	Sampled Higher-order Loops	56
		3.4.1 Third-order Loops with the Current Output Phase Detector	56
	3.5	Higher-order Loops of Type 3	59
	3.6	Computer Design of a Higher-order PLL	60
		References	63
4	Stal	bility of the PLL Systems	65
	4.1	Hurwitz Criterion of Stability	66
	4.2	Computation of the Roots of the Polynomial $P(s)$	68
	4.3	Expansion of the Function $1/[1 + G(s)]$ into a Sum of Simple Fractions	69
		4.3.1 Polynomial $S(s)$ Contains Simple Roots Only	69
		4.3.2 Polynomial $S(s)$ Contains a Pair of Complex Roots	69
		4.3.3 Polynomial $S(s)$ Contains Multiple-order Roots	70
	4.4	The Root-locus Method	70
	4.5	Frequency Analysis of the Transfer Functions – Bode Plots	73
		4.5.1 Bode Plots	74
		4.5.2 Polar Diagrams	81
	4.6	Nyquist Criterion of Stability	83
	4.7	The Effective Damping Factor	88
	4.8	Appendix	91
		References	92
5	Tra	cking	93
	5.1	Transients in PLLs	93
		5.1.1 Transients in First-order PLLs	94
		5.1.2 Transients in Second-order PLLs	94
		5.1.3 Transients in Higher-order Loops	101
	5.2	Periodic Changes	101
		5.2.1 Phase Modulation of the Input Signal	104
		5.2.2 Frequency Modulation of the Input Signal	104

	5.3	Discrete Spurious Signals	105
		5.3.1 Small Discrete Spurious Signals at the Input	105
		5.3.2 Small Spurious Signals at the Output of the Phase Detector	107
		5.3.3 Small Spurious Signals at the Output of the PLLs	109
		References	110
6	Wo	rking Ranges of PLLs	111
Ŭ	61	Hold-in Range	111
	0.1	6.1.1 Phase Detector with the Sine Wave Output	112
		6.1.2 The PD with Triangular Output	112
		6.1.3 The PD with a Sawtooth Wave Output	112
		6.1.4 Sequential Phase Frequency Detectors	113
	6.2	The Pull-in Range	113
		6.2.1 PLLs of the First Order	117
		6.2.2 PLLs of the Second Order	118
	6.3	Lock-in Range	125
		6.3.1 PLLs of the First Order	127
		6.3.2 PLLs of the Second Order	128
	6.4	Pull-out Frequency	130
	6.5	Higher-order PLLs and Difficulties with Locking	132
		6.5.1 False Locking	133
		6.5.2 Locking on Sidebands	134
		6.5.3 Locking on Harmonics	134
		6.5.4 Locking on Mirror Frequencies	135
		References	136
7	Acq	uisition of PLLs	137
	7.1	The Pull-in Time	137
		7.1.1 The Pull-in Time of a PLL with Sine Wave PD	138
		7.1.2 The Pull-in Time of a PLL with Sawtooth Wave PD	140
		7.1.3 The Pull-in Time of a PLL with Triangular Wave PD	141
	7.2	The Lock-in Time	141
	7.3	Aided Acquisition	142
		7.3.1 Pretuning of the VCO	142
		7.3.2 Forced Tuning of the VCO	142
		7.3.3 Assistance of the Frequency Discriminator	143
		7.3.4 Increasing the PLL Bandwidth	145
	7.4	Time to Unlock	148
		Keterences	148
8	Bas	ic Blocks of PLLs	149

5	Basic Blocks of PLLs	149
	8.1 Filters with Operational Amplifiers	149

	8.2	Integrators	152
		8.2.1 Active Integrators with Operation Amplifiers	152
		8.2.2 Passive Integrators	152
	8.3	Mixers	152
		8.3.1 Multiplicative Mixers	153
		8.3.2 Switching Mixers	155
		8.3.3 Ring Modulators	156
	8.4	Phase Detectors	158
		8.4.1 A Simple Switch	158
		8.4.2 Ring Modulators	158
		8.4.3 Sampling Phase Detectors	160
		8.4.4 Digital Phase Detectors	164
	8.5	Frequency Dividers	172
		8.5.1 Regenerative Frequency Dividers	172
		8.5.2 Digital Frequency Dividers	173
	8.6	Digital Circuits	180
		8.6.1 Gates – the Logic Levels and Symbols	181
		8.6.2 Flip-flops	183
		References	187
9	Noi	se and Time Jitter	189
	9.1	Introduction	189
	9.2	Types of Noise	189
		9.2.1 White Noise	190
		9.2.2 Flicker or $1/f$ Noise	194
		9.2.3 Noise $1/f^2$	195
		9.2.4 Piece-wise Approximations of Noise Characteristics	196
	9.3	Mathematical Theory of Noise	197
		9.3.1 Frequency Domain	197
		9.3.2 Time Domain	199
		9.3.3 Conversion Between Frequency and Time	
		Domain Measures	199
		9.3.4 Phase and Time Jitter	200
		9.3.5 Small and Band-limited Perturbations of Sinusoidal Signals	203
	9.4	Component Noises	205
		9.4.1 Amplifiers	205
		9.4.2 Frequency Dividers	206
		9.4.3 Phase Detectors	208
		9.4.4 Noises Associated with Loop Filters	208
		9.4.5 Oscillators	211
		9.4.6 Oscillator Properties	215
		9.4.7 Phase Noise in PLLs	220
		948 Application of PLLs for Noise Measurement	223

	9.5 P	LL Noise Bandwidth	225
	9.6 A	ppendix: Properties of Ring Oscillators	225
	R	eferences	229
10	Digit	al PLLs (Sampled Systems)	231
10	10.1	Fundamentals of the z-Transform	231
	10.2	Principles of Digital Feedback Systems	239
	10.3	Major Building Blocks of DPLLs	240
	1010	10.3.1 Digital Phase Detectors	240
		10.3.2 Digital Filters	244
		10.3.3 Digital Oscillators	244
	10.4	Digital Phase-locked Loops (DPLLs)	249
		10.4.1 Digital Phase-locked Loops of the First Order	249
		10.4.2 Digital Phase-locked Loops of the Second Order	250
	10.5	Transient Response Evaluation for Steady and Periodic Changes of	
		Input Phase and Frequency	252
	10.6	Loop Noise Bandwidth of Digital PLLs	253
		References	254
11	PLL	s in Frequency Synthesis	255
	11.1	Historical Introduction	256
	11.2	Gearboxes	258
	11.3	Frequency Synthesis	259
		11.3.1 Single-frequency Synthesizers	259
		11.3.2 Multiple Output Frequency Synthesizers	260
	11.4	Mathematical Theory of Frequency Synthesis	260
		11.4.1 Approximation of Real Numbers	260
	11.5	Direct Digital Frequency Synthesizers	267
		11.5.1 Spurious Signals in DDFSs	268
		11.5.2 Phase and Background Noise in DDFSs	273
		References	273
12	PLL	s and Digital Frequency Synthesizers	275
	12.1	Integer-N PLL Digital Frequency Synthesizers	275
		12.1.1 Spurious Signals in Integer-N PLL Digital Frequency	
		Synthesizers	276
		12.1.2 Background Noise in Integer-N PLL Digital Frequency	
		Synthesizers	279
	12.2	Fractional-N PLL Digital Frequency Synthesizers	280
		12.2.1 Spurious Signals in Fractional-N PLL Digital Frequency	
		Synthesizers	282
		12.2.2 Reduction of Spurious Signals	
		in Fractional-N PLL-DDFSs	287

12.3 Sigma-Delta Fractional-N PLL Digital Frequency Synthesizers	289	
12.3.1 Operation of the $\Sigma$ - $\Delta$ Modulator in the <i>z</i> -Transform		
Notation	290	
12.3.2 Solution with the Assistance of the Fourier Series	292	
12.3.3 Noise and Spurious Signals in PLL Frequency Synthesizers		
with Sigma-Delta Modulators (SDQ)	295	
12.3.4 Spurious Signals in Practical PLL Systems with		
Sigma-Delta Modulators	298	
12.4 Appendix	301	
References	303	
Appendix List of Symbols		
Index		

# Preface

In the last fifty years, many books and a large number of papers have been written on Phase Locked Loops. Why do we need this new one? Would it not be like carrying coal to Newcastle? I think not; otherwise why should I undertake this task. We are at the start of a new epoch of computers, of computers on every desk, and of computers in everyday life. And this new book on PLL theory and practice is intended to follow that direction.

Having before me volumes on PLL, I realized that today's students, researchers, and consumers are overwhelmed with information. I tried, with this new book, to spare their time.

I started with the early achievements in automatic control theory and practice, utilized the basic knowledge about the natural frequency and damping parameters, introduced the normalization, making it possible to solve the PLL problem with the assistance of computers with simple generalized programmes, leaving out complicated mathematics.

Nevertheless, without the specialist knowledge, students and readers will investigate PLL transfer functions, limits of stability, noises both introduced and of the background origin, including spoiling spurious signals.

Special care is given to the problem of the phase-locked loop frequency synthesizers in the high-megahertz and low-gigahertz ranges where modern mobile communications are placed. In this connection, special attention was paid to the theory of the latest fractional-N systems of the first and higher orders.

Finally, I wish that all my efforts, my studies, and my computer simulation are of profit and assistance to students of PLL and practitioners in the field. If the present volume meets this task, then I have not worked in vain.

Věnceslav F. Kroupa Prague, November 2002

# **1** Basic Equations of the PLLs

# **1.1 INTRODUCTION**

Phase lock loops (PLLs) belong to a larger set of regulation systems. As an independent research and design field it started in the 1950s [1] and gained major practical application in cochannel TV. On this occasion, we find one of the first fundamental papers [2].

Some 15 years later, we encounter a surveying book by Gardner [3], still mentioned and used. Since a dozen books were published on the topic of PLL problems proper [4] and in connection with frequency synthesis, we would find chapters on PLLs in all of the relevant books. Here we shall only mention some of them [5-8]. But the importance of the topic is testified by the publication of new books on PLLs (e.g., [9-12]) and a wealth of journal articles, the important ones of which will be cited at the relevant places. A major advantage of modern PLLs is the possibility of a widespread use of off-the-shelf *IC chips*. Their application results in low-volume, low-weight, and often power-saving devices. At the same time we also appreciate short switching times and very high-frequency resolution. We shall find PLLs in communications equipment, particularly, in mobile applications in low-gigahertz ranges, in computers, and so on, where we appreciate short switching times and very high-frequency resolution. However, there are shortcomings too: the limited range for high frequencies (today commercial dividers hardly exceed the 5 GHz bound and only laboratory devices work in higher ranges).

In the following paragraphs we summarize the basic properties of PLLs with some design-leading ideas and repeat all the major features and use terminology introduced years ago by mechanical engineers [13] and also used by Gardner [3] and many others.

# **1.2 BASIC EQUATIONS OF THE PLLs**

The task of the PLLs is to maintain coherence between the input (reference) signal frequency,  $f_i$ , and the respective output frequency,  $f_o$ , via phase comparison. Another

feature of PLLs is the filtering property, particularly with respect to the noise where its behavior recalls a very narrow low-pass arrangement that is not to be realized by other means. The theory was explained in many textbooks as we have mentioned in the previous section.

Each PLL system is composed of four basic parts:

- 1. the reference generator (RG)
- 2. the phase detector (PD)
- 3. the low-pass filter  $F_{\rm L}(f)$  (in higher-order systems)
- 4. the voltage-controlled oscillator (VCO)

and works as a feedback system shown in Fig. 1.1.

Without any loss of generality, we may assume that input and output signals are harmonic voltages with additional phase modulation

$$v_{i}(t) = V_{i} \sin[\omega_{i}t + \phi_{i}(t)] \equiv V_{i} \sin \Psi_{i}(t)$$
(1.1)

where  $\phi_i(t)$  and  $\phi_o(t)$  are slowly varying quantities.

$$v_{\rm o}(t) = V_{\rm o} \cos[\omega_{\rm o} t + \phi_{\rm o}(t)] \equiv V_{\rm o} \cos \Psi_{\rm o}(t) \tag{1.2}$$

Later we shall prove that realization of the phase lock requires that input and output voltages must be in quadrature, that is, mutually shifted by  $\pi/2$ .

Phase detector (PD) is a nonlinear element of a different design and construction (we shall deal with PDs later in Chapter 8, Section 8.4). For the present discussion, we assume that the PD is a simple multiplier. In this case the corresponding output voltage will be

$$v_{\rm d}(t) = K_m v_{\rm i}(t) v_{\rm o}(t)$$
 (1.3)

where  $K_m$  is the transfer constant with the dimension [1/V]. After introduction of eqs. (1.1) and (1.2) in the above relation, we get

$$v_{d}(t) = K_{m}V_{i}V_{o}\sin\Psi_{i}(t)\cos\Psi_{o}(t)$$

$$= \frac{1}{2}K_{m}V_{i}V_{o}[\sin[(\omega_{i} - \omega_{o})t + \phi_{i}(t) - \phi_{o}(t)]$$

$$+ \sin[(\omega_{i} + \omega_{o})t + \phi_{i}(t) + \phi_{o}(t)]]$$
(1.4)



Figure 1.1 Basic feedback network of PLL.

In the simplest case we shall assume that the low-pass filter removes the upper sideband with the frequency  $\omega_i + \omega_o$  but leaves the lower sideband  $\omega_i - \omega_o$  without change. Evidently the VCO tuning voltage will be

$$v_2(t) = K_{\rm d} \sin[(\omega_{\rm i} - \omega_{\rm o})t + \phi_{\rm i}(t) - \phi_{\rm o}(t)]$$
  
$$\equiv K_{\rm d} \sin \Psi_{\rm e}(t)$$
(1.5)

where we have introduced the so-called PD gain  $K_d = K_m V_i V_o$  of dimension [V/rad]. Note that the phase difference between the input and the output voltages is

$$\Psi_{\rm e}(t) = \Psi_{\rm i}(t) - \Psi_{\rm o}(t) \tag{1.6}$$

Voltage  $v_2(t)$  will change the free running frequency  $\omega_c$  of the VCO to

$$\dot{\Psi}_{\rm o}(t) = \omega_{\rm c} + K_{\rm o} v_2(t) \tag{1.7}$$

where the proportionality constant  $K_0$  is designated as the *oscillator gain* with the dimension  $[2\pi \text{ Hz/V}]$ . After integration of the above equation and introduction into relation (1.6), we get for the phase difference  $\Psi_e(t)$ 

$$\Psi_{\rm e}(t) = \Psi_{\rm i}(t) - \omega_{\rm c}t - \int K_{\rm o}v_2(t)\,{\rm d}t$$
(1.8)

which can be rearranged as follows:

$$\Psi_{\rm e}(t) = \omega_{\rm i} t - \omega_{\rm c} t - \int K_{\rm o} K_{\rm d} \sin \Psi_{\rm e}(t) \,\mathrm{d}t \tag{1.9}$$

and differentiation reveals

$$\frac{\mathrm{d}\Psi_{\mathrm{e}}(t)}{\mathrm{d}t} = \Delta\omega - K\sin\Psi_{\mathrm{e}}(t) \tag{1.10}$$

where we have introduced  $\omega_i - \omega_o = \Delta \omega$  and  $K_d K_o = K$ . Note that K is indicated as the gain of the PLL with the dimension  $[2\pi \text{Hz}]$ .

The conclusion that follows from the foregoing discussion is that the phase lock arrangement is described with a nonlinear eq. (1.10), the solution of which for arbitrary values  $\Delta \omega$  and K is not known. With certainty we can state that for  $\Delta \omega/K \gg 1$  an aperiodic solution does not exist. This conclusion testifies the phase plane arrangement (Fig. 1.2). Without an aperiodic solution, the feedback system in Fig. 1.1 cannot reach the phase stability, that is, the output frequency of the VCO,  $\omega_0$ , will never be equal to the reference frequency  $\omega_i$ . However, the DC component in the steering voltage  $v_2(t)$  reduces the original difference between frequencies

$$|\omega_{\rm i} - \omega_{\rm c}| > |\omega_{\rm i} - \omega_{\rm o}| \tag{1.11}$$

#### 4 BASIC EQUATIONS OF THE PLLs



**Figure 1.2** Plot of relation (1.10) in the phase plane for different ratios  $\Delta \omega/K$ .

# **1.3 SOLUTION OF THE BASIC PLL EQUATION IN THE TIME DOMAIN**

To arrive at the solution we have to introduce some simplifications. Nevertheless, we gain more insight into the problem.

# 1.3.1 Solution in the Closed Form

In the case where  $\Delta \omega/K \ll 1$ , the differential eq. (1.10) has a solution after application and separation of variables.

$$\frac{\mathrm{d}\Psi_{\mathrm{e}}(t)}{\Delta\omega - K\sin\Psi_{\mathrm{e}}(t)} = \mathrm{d}t \tag{1.12}$$

With the assistance of tables [14, p. 804], we get a rather complicated closed-form solution

$$t - t_0 = -\frac{2}{\sqrt{(\Delta\omega)^2 - K^2}} \arctan\left[\sqrt{\frac{\Delta\omega + K}{\Delta\omega - K}} \tan\left(\frac{\pi}{4} - \frac{\Psi_e}{2}\right)\right]$$
(1.13)

where  $t_0$  is a not-yet-defined integration constant. As long as  $K > \Delta \omega$ , the rhs will be imaginary and with the assistance

$$\tan(-jx) = -j \cdot \tanh(x) \tag{1.14}$$

we arrive at

$$t - t_0 = -\frac{2}{\sqrt{K^2 - (\Delta\omega)^2}} \operatorname{arctanh}\left[\sqrt{\frac{K + \Delta\omega}{K - \Delta\omega}} \tan\left(\frac{\pi}{4} - \frac{\Psi_e}{2}\right)\right]$$
$$= \frac{1}{\sqrt{K^2 - (\Delta\omega)^2}} \ln\frac{1 + \sqrt{(K + \Delta\omega)/(K - \Delta\omega)}}{1 - \sqrt{(K + \Delta\omega)/(K - \Delta\omega)}} \frac{\tan(\pi/4 - \Psi_e/2)}{\tan(\pi/4 - \Psi_e/2)} (1.15)$$

and after computing  $tan(\pi/4 - \Psi_e/2)$  the sought solution is

$$\Psi_{\rm e} = 2 \arctan\left[\sqrt{\frac{K - \Delta\omega}{K + \Delta\omega}} \cdot \frac{1 - \exp[-\sqrt{K^2 - (\Delta\omega)^2}(t - t_0)]}{1 + \exp[-\sqrt{K^2 - (\Delta\omega)^2}(t - t_0)]} + \frac{\pi}{2}\right]$$
(1.16)

For the steady state, that is, for  $t \to \infty$ , the lhs of eq. (1.10) equals zero, with the result

$$\Psi_{\rm e\infty} = \arcsin\frac{\Delta\omega}{K} \tag{1.17}$$

# **1.3.2 Linearized Solution**

From the preceding analysis we conclude that the solution of the respective differential equation, in the closed form, is very complicated even for a very simple PLL arrangement. Consequently, we may suppose that for more sophisticated PLL systems it would be practically impossible. However, the situation need not be so gloomy after the introduction of simplifications that are not far from reality. In the first step we find that the time-dependent phase difference  $\Psi_e(t)$  at the output of the PD in the closed PLL is small and prone to the simplification

$$\sin \Psi_{\rm e}(t) \approx \Psi_{\rm e}(t) \tag{1.18}$$

This assumption is supported with the reality that a lot of PDs are linear or nearly linear in the working range (see discussions in Chapter 8). In such a case, the introduction of (1.18) into (1.10) results in the following simplification:

$$\frac{\mathrm{d}\Psi_{\mathrm{e}}(t)}{\mathrm{d}t} = \Delta\omega - K\Psi_{\mathrm{e}}(t) \tag{1.19}$$

Solution of this differential equation is easy,

$$\Psi_{\rm e}(t) = {\rm e}^{-Kt} \left( \Psi_{\rm e0} - \frac{\Delta\omega}{K} \right) + \frac{\Delta\omega}{K}$$
(1.20)

where  $\Psi_{e0}$  is the integration constant, that is, the phase at the start for t = 0. Further investigation reveals that the phase difference in the steady state compensates the frequency difference (cf. (1.17)).

$$\Psi_{\rm e\infty} = \frac{\Delta\omega}{K} \tag{1.21}$$

# 1.4 SOLUTION OF BASIC PLL EQUATIONS IN THE FREQUENCY DOMAIN

By assuming the phase difference  $\Psi_{e}(t)$ , in the locked state, to be always smaller than  $\pi/2$ , the result is the equality between input and output frequencies

$$\omega_{\rm i} = \omega_{\rm o} \tag{1.22}$$

In other words the PLL system is permanently in the phase equilibrium. The situation being such, we can rearrange relation (1.7) to

$$\omega_{\rm o} + \dot{\phi}_{\rm o}(t) = \omega_{\rm c} + K_{\rm o} v_{2\rm o} + K_{\rm d} K_{\rm o} \sin[\phi_{\rm i}(t) - \phi_{\rm o}(t)]$$
(1.23)

where the term  $K_0 v_{20}$  shifts the VCO frequency  $\omega_0$  to be equal to the input frequency  $\omega_i$  (of (1.22)). Evidently, in the steady state we get the following relation between the VCO free running frequency and the locked frequency

$$\omega_{\rm o} = \omega_{\rm c} + K_{\rm o} v_{2\rm o} \tag{1.24}$$

Combination with (1.23) reveals

$$\dot{\phi}_{0}(t) = K \sin[\phi_{i}(t) - \phi_{0}(t)]$$
 (1.25)

where  $K = K_{\rm d} K_{\rm o}$ .

In the steady state the difference  $\phi_e$ 

$$\phi_{\rm e}(t) = \phi_{\rm i}(t) - \phi_{\rm o}(t)$$
 (1.26)

is generally small. Consequently, we may apply the following linearization

$$\dot{\phi}_{o}(t) = K[\phi_{i}(t) - \phi_{o}(t)]$$
 (1.27)

and employ advantages of the Laplace transform (with a tacit assumption of the zero initial conditions)

$$s\Phi_{0}(s) = K[\Phi_{i}(s) - \Phi_{0}(s)]$$
 (1.28)

After rearrangement we arrive at the basic PLL transfer function

$$\frac{\Phi_{o}(s)}{\Phi_{i}(s)} = H(s) = \frac{K}{s+K}$$
(1.29)

or at

$$\frac{\Phi_{i}(s) - \Phi_{o}(s)}{\Phi_{i}(s)} = \frac{\Phi_{e}(s)}{\Phi_{i}(s)} = 1 - H(s) = \frac{s}{s + K}$$
(1.30)

between input and PD output error.

# **1.5 ORDER AND TYPE OF PLLs**

The PLL system described with relations (1.29) and (1.30) is indicated as PLL of the *first order* since the polynomial in the denominator is of the first order in s (K being a constant).

However, generally PLLs are much more complicated. To get better insight into the PLL properties, we shall simplify, without any loss of generality, the block diagram to that shown in Fig. 1.3 and introduce the Laplace transfer functions of the individual building circuits, suitable for investigation of the small signal properties.

Investigation of the above figure reveals that the input phase  $\varphi_i(t)$  is compared with the output phase  $\varphi_o(t)$  in the phase detector (ring modulator, sampling circuit, etc.). At its output we get a voltage,  $v_d(t)$ , proportional to the phase difference of the respective input signals where

$$v_{\rm d}(t) = [\varphi_{\rm i}(t) - \varphi_{\rm o}(t)]K_{\rm d}$$
 (1.31)

the proportionality factor,  $K_d$ [V/rad], is called the *phase detector gain*.

Next,  $v_d(t)$  passes the loop filter, F(s) (a low-pass filter attenuating "carriers" with frequencies  $\omega_i = \omega_o$ , and ideally all undesired sidebands). Note that the useful signal  $v_2(t)$  is a slowly varying "DC" component, the output voltage of which is given by the following convolution:

$$v_2(t) = v_d(t) \otimes h_f(t) \tag{1.32}$$

where  $h_{\rm f}(t)$  is the time response of the loop filter. After applying  $v_2(t)$  on the frequency control element of the VCO, we get the output phase

$$\varphi_{o}(t) = \int \omega_{o}(t) dt = \omega_{c}t + \int K_{o}v_{2}(t) dt \qquad (1.33)$$

with  $\omega_c$  being the VCO free-running frequency. The proportionality factor,  $K_o$  [2 $\pi$  Hz/V], is designated as the *oscillator gain*. Since, in most cases,  $K_d$  and  $K_o$  are voltage-dependent, the general mathematical model of a PLL is a nonlinear differential equation. Its linearization, justified in small signal cases ("steady state" working modes), provides a good insight into the problem. After reverting to the



Figure 1.3 Simplified block diagram of the PLL with individual transfer functions.



Figure 1.4 Simplified block diagram of the PLL with a transfer function in the feedback path.

whole feedback system (Fig. 1.4), we can write for the relation between the input and the output phases in the Laplace transform notation

$$[\Phi_{i}(s) - \Phi_{o}(s)F_{M}(s)]\frac{K_{d}K_{o}F(s)}{s} = \Phi_{o}(s)$$
(1.34)

The ratio,  $\Phi_0(s)/\Phi_i(s)$ , the PLL transfer function, is given by

$$H(s) = \frac{\frac{KF(s)F_M(s)}{s}}{1 + \frac{KF(s)F_M(s)}{s}} = \frac{G(s)}{1 + G(s)}$$
(1.35)

where we have introduced the forward loop gain  $K = K_d K_o$  and the open loop gain G(s)

$$G(s) = \frac{KF(s)F_M(s)}{s}$$
(1.36)

# 1.5.1 Order of PLLs

In the simplest case there are no filters in the forward or the feedback paths. The PLL transfer function simplifies to

$$H(s) = \frac{K}{s+K} \tag{1.37}$$

This PLL is designated as the *first-order loop* since the largest power of s in the polynomial of the denominator is of the order *one*. Generally, the transfer functions of the loop filters F(s) are given by a ratio of two polynomials in s. The consequence is that the denominator in H(s) is of a higher order in s and we speak about PLLs of the *second order, third order*, and so on, in accordance with the order of the respective polynomial in the denominator of (1.35).

## 1.5.2 Type of PLLs

In instances in which the steady state errors are of major interest, the number of poles in the transfer function G(s), that is, the number of integrators in the loop, is of importance. In principle, every PLL has one integrator connected with the VCO (cf. eq. (1.33)). For the phase error at the output of the PD we find

$$\Phi_{\rm e}(s) = \Phi_{\rm i}(s) - F_M(s)\Phi_{\rm o}(s) \tag{1.38}$$

where

$$\Phi_{\rm o}(s) = \Phi_{\rm e}(s) \frac{KF(s)}{s} \tag{1.39}$$

After elimination of  $\Phi_0(s)$  from the above relations, we get for the phase error  $\Phi_e(s)$ 

$$\Phi_{\rm e}(s) = \Phi_{\rm i}(s) \frac{1}{1 + G(s)} \tag{1.40}$$

Introducing the gain, G(s), which is a ratio of two polynomials

$$G(s) = \frac{A(s)}{s^n B(s)} \tag{1.41}$$

we get for the phase error

$$\Phi_{\rm e}(s) = \Phi_{\rm i}(s) \frac{s^n B(s)}{A(s) + s^n B(s)}$$
(1.42)

and eventually with the assistance of the Laplace limit theorem, we get for the final value of the phase error  $\varphi_{e}(t)$ 

$$\lim_{t \to \infty} [\phi_{e}(t)] = \lim_{s \to 0} \left[ \Phi_{i}(s) \frac{s^{n+1} B(s)}{A(s) + s^{n} B(s)} \right]$$
(1.43)

Note that every PLL contains at least one integrator, that is, VCO; consequently,  $n \ge 1$  (cf. relation (1.34)).

### **1.5.3 Steady State Errors**

Investigations of the steady state errors in PLLs of different orders and types will proceed after introduction of the Laplace transforms of the respective input phase steps, input frequency steps, and input steady frequency changes into (1.43).

$$\Delta\omega_{i} = \frac{\Delta\phi_{i}}{s}; \quad \frac{\Delta\omega_{i}}{s} = \frac{\Delta\phi_{i}}{s^{2}}; \quad \frac{\Delta\dot{\omega}}{s} = \frac{\Delta\omega_{i}}{s^{2}} = \frac{\Delta\phi_{i}}{s^{3}}$$
(1.44)

### 1.5.3.1 Phase steps

After introducing the Laplace transform of phase steps,  $\Delta \phi/s$ , into (1.43), we find out that the final value is *zero* in all PLLs.

## 1.5.3.2 Frequency steps

For the frequency steps,  $\Delta \omega / s$ , we get

$$\lim_{t \to \infty} \phi_{e2}(t) = \Delta \omega_{i} \left[ \frac{B(0)}{A(0)} \right]_{n=1} = \frac{\Delta \omega_{i}}{KF(0)F_{M}(0)} = \frac{\Delta \omega_{i}}{K_{v}}$$
(1.45)

Evidently in all PLLs of the second order, a frequency step results in a steady state phase error inversely proportional to the so-called *velocity error constant*  $K_v$ , in agreement with the terminology used in the feedback control systems (cf. [13]).

In PLLs of type 2, with two integrators in the loop, the DC gain F(0) is very large, so  $K_v$  and consequently the steady state error is negligible.

## 1.5.3.3 Frequency ramps

However, the steady frequency change,  $\Delta \omega/s^2$ , results in the so-called *acceleration* or *dynamic tracking error*  $K_a$ 

$$\lim_{t \to \infty} \phi_{e3}(t) = \Delta \dot{\omega}_{i} \left[ \frac{B(0)}{A(0)} \right]_{n=2} = \frac{\Delta \dot{\omega}_{i}}{K_{a}}$$
(1.46)

PLLs of type 3 can eliminate even the steady state error  $\varphi_{e3}(t)$  for  $t \to \infty$  to zero. However, PLLs of this type are encountered exceptionally, for example, in time services [15], in space and satellite devices [3], and so on.

Note that the frequency locked loop may be considered as 0 type PLL.

## **1.6 BLOCK DIAGRAM ALGEBRA**

Actual PLLs are often much more complicated than block diagrams in Figs. 1.3 or 1.4. For arriving at transfer functions, H(s) and 1-H(s), we can apply the rules of *block diagram algebra* [13].

Two or more blocks in series can be combined into one after multiplication of their Laplace transform symbols (see Fig. 1.5a). A typical example is the addition of independent sections to the fundamental low-pass filter.

In the case where two blocks are in parallel, the final combination is provided with a mere addition (see Fig. 1.5b).

Investigation of the relation (1.35) reveals that the feedback block can be put outside of the basic loop [5]

$$H'(s) = \frac{1}{N}H(s)$$
 (1.47)



**Figure 1.5** Simplification of the block diagrams of PLLs: (a) series connection; (b) parallel connection; (c) and (d) feedback arrangement; (e) more complicated system. (Reproduced from Fig. 1.20 in C.J. Savant Jr., *Basic Feedback Control System Design*. New York, Toronto, London: McGraw-Hill, 1958 by permission of McGraw Hill, 2002).

or

$$H'(s) = MH(s) \tag{1.48}$$

In this way we arrive at the effective transfer functions, H'(s) and 1 - H'(s), which contain information about the PLL filtering properties, which will be discussed later. We appreciate this approach in instances in which a simple frequency divider or frequency multiplier is in the feedback path of the PLL. The rearrangement is reproduced in Figs. 1.5(c) and 1.5(d).

Finally, we shall consider the system containing a mixer in the feedback path. Relation between output and input phases is

$$\Phi_{o}(s) = \left[\Phi_{i}(s) - \frac{\Phi_{o}(s) - M\Phi_{i}(s)}{N}\right] \frac{KF(s)}{s}$$
(1.49)

and rearrangement leads to the simplification in accordance with Fig. 1.5(e).

# REFERENCES

- [1] W.J. Gruen, "Theory of AFC synchronization", Proc. IRE, 41, 1043-1048, 1953.
- [2] D. Richman, APC Color Sync for Television Synchronization, 1953, IRE Conv. Rec., Part 4.
- [3] M. Gardner, *Phase-Lock Techniques*. New York: Wiley, 1966, 1979.
- [4] W.C. Lindsey and C.M. Chie, eds Phase-Locked Loops. New York: IEEE Press, 1985.
- [5] V.F. Kroupa, *Frequency Synthesis: Theory, Design and Applications*. London: CH. Griffin, 1973.
- [6] V. Manassewtsch, Frequency Synthesizers: Theory and Design. 1<sup>st</sup> ed. New York: John Wiley & Sons, 1975, last ed. 1990.
- [7] W.F. Egan, Frequency Synthesis by Phase Lock. 1981, New York: John Wiley, 2000.
- [8] U.L. Rohde, Digital PLL Frequency Synthesizers. Englewood Cliffs, NJ: Prentice Hall, 1983.
- [9] J.A. Crawford, *Frequency Synthesizer Design Handbook*. Boston and London: Artech House, 1994.
- [10] B.B. Razavi, ed. Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design. IEEE Press, 1996.
- [11] W.F. Egan, Phase-Lock Basics. John Wiley & Sons, 1999.
- [12] R. Best, *Phase-Locked Loops: Design, Simulation, and Applications*. New York: McGraw-Hill, 1999.
- [13] C.J. Savant Jr., Basic Feedback Control System Design. New York, Toronto, London: McGraw-Hill, 1958.
- [14] G.A. Korn and T.M. Korn, Mathematical Handbook. New York: McGraw-Hill, 1958.
- [15] J. Tolman, *The Czechoslovak National Standard of Frequency and Time*. Yearbook of the Academy of Sciences 1967, Praha: Academia, 1969, pp. 127–138.

# 2 PLLs of the First and Second Order

In practice, the most common PLLs are those of the first and second order. Their advantage is absolute stability. We shall discuss the problem of stability in Chapter 4. At the same time, we appreciate the simple theoretical and practical design. For the sake of continuity, we shall base our discussion on some previous publications [1, 2]. In addition, we would like to extend our treatment to be as general as possible and applicable to computer solutions.

# 2.1 PLLs OF THE FIRST ORDER

First, we shall briefly investigate the simplest first-order loops. They do not have any effective loop filter. Consequently, their open-loop gain is in accordance with (1.36)

$$G(s) = \frac{K_{\rm d}K_{\rm o}K_A}{s} = \frac{K}{s} \tag{2.1}$$

and transfer functions are in accordance with (cf. (1.29) and (1.30))

$$H(s) = \frac{K}{s+K}; \quad 1 - H(s) = \frac{s}{s+K}$$
 (2.2)

Note that the DC gain  $K_A$  can be used for changing the corner frequency, of this simple PLL, to any desired value (see Fig. 2.1).

Since the open-loop gain K has a dimension of  $2\pi$  Hz, normalization of the baseband frequency in respect to it provides nearly all the information about the behavior of the PLLs. After introducing

$$\frac{s}{K} = \sigma = jx = \frac{j\omega}{K}$$
(2.3)

we get the normalized loop gain

$$G(\sigma) = \frac{1}{\sigma} \tag{2.4}$$

Phase Lock Loops and Frequency Synthesis V.F. Kroupa

<sup>© 2003</sup> John Wiley & Sons, Ltd ISBN: 0-470-84866-9



Figure 2.1 The block diagram of the first-order PLL with an additional DC gain  $K_A$ .



**Figure 2.2** Transfer functions  $H_i(jx) = 20 \log(|H(jx)|)$  ( $\diamond$ ), and  $H_o(jx) = 20 \log(|1 - H(jx)|)$  ( $\bigcirc$ ) of the first-order loop.

By introducing eq. (2.3) into (2.2), we arrive at the normalized transfer functions

$$H(\sigma) = \frac{1}{1+\sigma}; \quad 1 - H(\sigma) = \frac{\sigma}{1+\sigma}$$
(2.5)

Note that we easily find out that the transfer function H(jx) (defined in (1.29)) behaves as a low-pass filter in respect to the noise and spurious signals accompanying the reference signal, whereas 1 - H(jx) behaves as a high-pass filter in respect to the close-to-the-carrier noise of the VCO (see Example 2.1 and Fig. 2.2). The problem of the noise will be discussed later, in Chapter 9, in more detail.