


ESD

ANALOG CIRCUITS AND DESIGN

STEVEN H. VOLDMAN



WILEY

ESD

ESD Series

By Steven H. Voldman

ESD: Analog Circuits and Design
ISBN: 9781119965183
August 2014

ESD Basics: From Semiconductor Manufacturing to Product Use
ISBN: 9780470979716
September 2012

ESD: Design and Synthesis
ISBN: 9780470685716
March 2011

ESD: Failure Mechanisms and Models
ISBN: 9780470511374
July 2009

Latchup
ISBN: 9780470016428
December 2007

ESD: RF Technology and Circuits
ISBN: 9780470847558
September 2006

ESD: Circuits and Devices
ISBN: 9780470847541
November 2005

ESD: Physics and Devices
ISBN: 9780470847534
September 2004

Upcoming titles:

ESD: Test and Characterization
Electrical Overstress (EOS): Devices, Circuits, and Systems
The ESD Handbook

ESD

Analog Circuits and Design

Steven H. Voldman
IEEE Fellow, Vermont, USA

WILEY

This edition first published 2015
© 2015 John Wiley & Sons, Ltd

Registered Office

John Wiley & Sons, Ltd, The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, United Kingdom

For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at www.wiley.com.

The right of the author to be identified as the author of this work has been asserted in accordance with the Copyright, Designs and Patents Act 1988.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by the UK Copyright, Designs and Patents Act 1988, without the prior permission of the publisher.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.

Designations used by companies to distinguish their products are often claimed as trademarks. All brand names and product names used in this book are trade names, service marks, trademarks or registered trademarks of their respective owners. The publisher is not associated with any product or vendor mentioned in this book.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. It is sold on the understanding that the publisher is not engaged in rendering professional services and neither the publisher nor the author shall be liable for damages arising herefrom. If professional advice or other expert assistance is required, the services of a competent professional should be sought

Library of Congress Cataloging-in-Publication Data

Voldman, Steven H.

ESD : analog circuits and design / Steven H. Voldman.

1 online resource.

Includes bibliographical references and index.

Description based on print version record and CIP data provided by publisher; resource not viewed.

ISBN 978-1-118-70147-8 (ePub) – ISBN 978-1-118-70168-3 (Adobe PDF) – ISBN 978-1-119-96518-3 (cloth) 1. Semiconductors–Protection. 2. Analog integrated circuits–Protection. 3. Analog integrated circuits–Design and construction. 4. Electrostatics. 5. Static eliminators. I. Title.

TK7871.85

621.3815'3–dc23

2014021528

A catalogue record for this book is available from the British Library.

ISBN: 978-1-119-96518-3

Set in 10/12pt Times New Roman by SPi Publisher Services, Pondicherry, India

To My Family in Buenos Aires, Argentina

*Hector Bergier and Rachel
Marta Bergier and David Engels
Raul Bergier*

*Gabriel and Mabel Bergier
Juliano Bergier
Mariano Bergier*

*Virginia Bergier and Fabian Scheinnaizen
Martin Schiennaizen
Guido Schienazen*

*Hernan Bergier and Soldedad Scieri
Mora Bergier
Ivan Bergier*

*Fabian Bergier and Costy Yabes
Luciano Bergier
Barbara Bergier
Ian Bergier
Luca Bergier*

Diego Bergier and Elena Galan Fajardo

*Sandra Bergier
Desiree Bergier
Catriel Bergier
Nahuel Bergier
Nehuen Bergier*

*Andrea Engels
Lorena Engels*

Contents

About the Author	xvii
Preface	xix
Acknowledgments	xxiii
1 Analog, ESD, and EOS	1
1.1 ESD in Analog Design	1
1.2 Analog Design Discipline and ESD Circuit Techniques	2
1.2.1 Analog Design: Local Matching	3
1.2.2 Analog Design: Global Matching	3
1.2.3 Symmetry	3
1.2.3.1 Layout Symmetry	4
1.2.3.2 Thermal Symmetry	4
1.2.4 Analog Design: Across Chip Linewidth Variation	4
1.3 Design Symmetry and ESD	5
1.4 ESD Design Synthesis and Architecture Flow	6
1.5 ESD Design and Noise	7
1.6 ESD Design Concepts: Adjacency	8
1.7 Electrical Overstress	8
1.7.1 Electrical Overcurrent	10
1.7.2 Electrical Overvoltage	11
1.7.3 Electrical Overstress Events	11
1.7.3.1 Characteristic Time Response	11
1.7.4 Comparison of EOS versus ESD Waveforms	13
1.8 Reliability Technology Scaling and the Reliability Bathtub Curve	13
1.8.1 The Shrinking Reliability Design Box	14
1.8.2 Application Voltage, Trigger Voltage, and Absolute Maximum Voltage	14

viii CONTENTS

1.9	Safe Operating Area	15
1.9.1	Electrical Safe Operating Area	16
1.9.2	Thermal Safe Operating Area (T-SOA)	16
1.9.3	Transient Safe Operating Area	16
1.10	Closing Comments and Summary	17
	References	18
2	Analog Design Layout	19
2.1	Analog Design Layout Revisited	19
2.1.1	Analog Design: Local Matching	20
2.1.2	Analog Design: Global Matching	21
2.1.3	Symmetry	21
2.1.4	Layout Design Symmetry	21
2.1.5	Thermal Symmetry	22
2.2	Common Centroid Design	22
2.2.1	Common Centroid Arrays	22
2.2.2	One-Axis Common Centroid Design	22
2.2.3	Two-Axis Common Centroid Design	23
2.3	Interdigitation Design	24
2.4	Common Centroid and Interdigitation Design	24
2.5	Passive Element Design	25
2.6	Resistor Element Design	25
2.6.1	Resistor Element Design: Dogbone Layout	25
2.6.2	Resistor Design: Analog Interdigitated Layout	26
2.6.3	Dummy Resistor Layout	26
2.6.4	Thermoelectric Cancellation Layout	27
2.6.5	Electrostatic Shield	28
2.6.6	Interdigitated Resistors and ESD Parasitics	28
2.7	Capacitor Element Design	29
2.8	Inductor Element Design	30
2.9	Diode Design	33
2.10	MOSFET Design	35
2.11	Bipolar Transistor Design	36
2.12	Closing Comments and Summary	36
	References	37
3	Analog Design Circuits	39
3.1	Analog Circuits	39
3.2	Single-Ended Receivers	40
3.2.1	Single-Ended Receivers	40
3.2.2	Schmitt Trigger Receivers	41
3.3	Differential Receivers	41
3.4	Comparators	43
3.5	Current Sources	43
3.6	Current Mirrors	44
3.6.1	Widlar Current Mirror	44
3.6.2	Wilson Current Mirror	45

3.7	Voltage Regulators	46
3.7.1	Buck Converters	46
3.7.2	Boost Converters	46
3.7.3	Buck–Boost Converters	47
3.7.4	Cuk Converters	48
3.8	Voltage Reference Circuits	49
3.8.1	Brokaw Bandgap Voltage Reference	49
3.9	Converters	49
3.9.1	Analog-to-Digital Converter	50
3.9.2	Digital-to-Analog Converters	50
3.10	Oscillators	50
3.11	Phase Lock Loop	50
3.12	Delay Locked Loop	50
3.13	Closing Comments and Summary	52
	References	52
4	Analog ESD Circuits	55
4.1	Analog ESD Devices and Circuits	55
4.2	ESD Diodes	55
4.2.1	Dual Diode and Series Diodes	55
4.2.2	Dual Diode–Resistor	56
4.2.3	Dual Diode–Resistor–Dual Diode	56
4.2.4	Dual Diode–Resistor–Grounded-Gate MOSFET	58
4.2.5	Back-to-Back Diode Strings	58
4.2.5.1	Back-to-Back Symmetric Diode String	59
4.2.5.2	Back-to-Back Asymmetric Diode String	59
4.3	ESD MOSFET Circuits	59
4.3.1	Grounded-Gate MOSFET	60
4.3.2	RC-Triggered MOSFET	61
4.4	ESD Silicon-Controlled Rectifier Circuits	62
4.4.1	Unidirectional SCR	62
4.4.2	Bidirectional SCR	62
4.4.3	Medium-Level Silicon-Controlled Rectifier	62
4.4.4	Low-Voltage-Triggered SCR	64
4.5	Laterally Diffused MOS Circuits	64
4.5.1	LOCOS-Defined LDMOS	65
4.5.2	STI-Defined LDMOS	66
4.5.3	STI-Defined Isolated LDMOS	66
4.6	DeMOS Circuits	68
4.6.1	DeNMOS	68
4.6.2	DeNMOS-SCR	69
4.7	Ultrahigh-Voltage LDMOS Circuits	69
4.7.1	Ultrahigh-Voltage LDMOS	70
4.7.2	Ultrahigh-Voltage LDMOS SCR	71
4.8	Closing Comments and Summary	72
	References	72

5	Analog and ESD Design Synthesis	73
5.1	Early ESD Failures in Analog Design	73
5.2	Mixed-Voltage Interface: Voltage Regulator Failures	73
5.2.1	ESD Protection Solution for Voltage Regulator: GGNMOS ESD Bypass between Power Rails	75
5.2.2	ESD Protection Solution for Voltage Regulator: Series Diode String ESD Bypass	76
5.3	Separation of Analog Power from Digital Power AV_{DD} to DV_{DD}	76
5.4	ESD Failure in Phase Lock Loop (PLL) and System Clock	77
5.5	ESD Failure in Current Mirrors	77
5.6	ESD Failure in Schmitt Trigger Receivers	78
5.7	Isolated Digital and Analog Domains	82
5.8	ESD Protection Solution: Connectivity of AV_{DD} to V_{DD}	82
5.9	Connectivity of AV_{SS} to DV_{SS}	83
5.10	Digital and Analog Domain with ESD Power Clamps	84
5.11	Digital and Analog Domain with Master/Slave ESD Power Clamps	86
5.12	High-Voltage, Digital, and Analog Domain Floor Plan	87
5.13	Closing Comments and Summary	88
	References	88
6	Analog-to-Digital ESD Design Synthesis	89
6.1	Digital and Analog	89
6.2	Interdomain Signal Line ESD Failures	90
6.2.1	Digital-to-Analog Signal Line Failures	90
6.3	Digital-to-Analog Core Spatial Isolation	92
6.4	Digital-to-Analog Core Ground Coupling	92
6.4.1	Digital-to-Analog Core Resistive Ground Coupling	93
6.4.2	Digital-to-Analog Core Diode Ground Coupling	93
6.5	Domain-to-Domain Signal Line ESD Networks	94
6.6	Domain-to-Domain Third-Party Coupling Networks	94
6.7	Domain-to-Domain Cross-Domain ESD Power Clamp	95
6.8	Digital-to-Analog Domain Moat	96
6.9	Digital-to-Analog Domain Moat with Through-Silicon Via	96
6.10	Domain-to-Domain ESD Design Rule Check and Verification Methods	97
6.11	Closing Comments and Summary	97
	References	97
7	Analog-ESD Signal Pin Co-synthesis	101
7.1	Analog Signal Pin	101
7.2	Analog Signal Differential Receiver	102
7.2.1	Analog Signal CMOS Differential Receivers	102
7.2.2	Analog Signal Bipolar Differential Receivers	104
7.3	Analog CMOS Differential Receiver	108
7.3.1	Analog Differential Receiver Capacitance Loading	108
7.3.2	Analog Differential Receiver ESD Mismatch	109

7.4	Analog Differential Pair ESD Signal Pin Matching with Common Well Layout	110
7.5	Analog Differential Pair Common Centroid Design Layout: Signal Pin-to-Signal Pin and Parasitic ESD Elements	113
7.6	Closing Comments and Summary	115
	References	116
8	Analog and ESD Circuit Integration	119
8.1	Analog and Power Technology and ESD Circuit Integration	119
8.1.1	Analog ESD: Isolated and Nonisolated Designs	119
8.1.2	Integrated Body Ties	119
8.1.3	Self-Protecting versus Non-Self-Protecting Designs	120
8.2	ESD Input Circuits	120
8.2.1	Analog Input Circuit Protection	120
8.2.2	High-Voltage Analog Input Circuit Protection	120
8.2.3	Analog Input High-Voltage Grounded-Gate NMOS (GGNMOS)	121
8.2.4	Two-Stage High-Voltage Analog Input Circuit Protection	122
8.3	Analog ESD Output Circuits	123
8.3.1	Analog ESD Output Networks and Distinctions	123
8.3.2	Analog Open-Drain ESD Output Networks	123
8.4	Analog ESD Ground-to-Ground Networks	124
8.4.1	Back-to-Back CMOS Diode String	125
8.4.2	HV GGNMOS Diode-Configured Ground-to-Ground Network	125
8.5	ESD Power Clamps	125
8.5.1	ESD Power Clamp Issues for the High-Voltage Domain	125
8.5.2	HV Domain ESD Protection and ABS MAX	126
8.5.3	HV Domain V_{IN} or V_{CC} Input	126
8.5.4	HV Grounded-Gate NMOS (GGNMOS)	126
8.5.5	HV Series Cascode ESD Network	127
8.5.6	ESD Power Clamp Bidirectionality and Return Diodes	128
8.5.7	Alternative Solutions: LDO Current Limits	128
8.5.8	Alternative Solutions: External EOS Diode	129
8.6	ESD Power Clamps for Low-Voltage Digital and Analog Domain	129
8.6.1	Classification of ESD Power Clamps	130
8.6.2	ESD Power Clamp: Key Design Parameters	131
8.6.3	Design Synthesis of ESD Power Clamps	132
8.6.4	Transient Response Frequency Trigger Element and the ESD Frequency Window	132
8.6.5	ESD Power Clamp Frequency Design Window	133
8.6.6	Design Synthesis of ESD Power Clamp: Voltage-Triggered ESD Trigger Elements	133
8.6.7	Design Synthesis of ESD Power Clamp: The ESD Power Clamp Shunting Element	135
8.6.8	ESD Power Clamp Trigger Condition versus Shunt Failure	136
8.6.9	ESD Clamp Element: Width Scaling	136

xii CONTENTS

8.6.10	ESD Clamp Element: On-Resistance	136
8.6.11	ESD Clamp Element: Safe Operating Area	137
8.7	ESD Power Clamp Issues	137
8.7.1	Power-Up and Power-Down	137
8.7.2	False Triggering	137
8.7.3	Precharging	138
8.7.4	Postcharging	138
8.8	ESD Power Clamp Design	138
8.8.1	Native Power Supply RC-Triggered MOSFET ESD Power Clamp	138
8.8.2	Nonnative Power Supply RC-Triggered MOSFET ESD Power Clamp	139
8.8.3	ESD Power Clamp Networks with Improved Inverter Stage Feedback	140
8.8.4	Forward-Bias Triggered ESD Power Clamps	141
8.8.5	IEC 61000-4-2 Responsive ESD Power Clamps	142
8.8.6	Precharging and Postcharging Insensitive ESD Power Clamps	142
8.8.7	ESD Power Clamp Design Synthesis and Return Diode	143
8.9	Bipolar ESD Power Clamps	144
8.9.1	Bipolar ESD Power Clamps with Zener Breakdown Trigger Element	144
8.9.2	Bipolar ESD Power Clamps with Bipolar Transistor BV_{CEO} Breakdown Trigger Element	145
8.10	Closing Comments and Summary	145
	References	146
9	System-Level EOS Issues for Analog Design	147
9.1	EOS Protection Devices	147
9.1.1	EOS Protection Device: Voltage Suppression Devices	147
9.1.2	EOS Protection Device: Current-Limiting Devices	148
9.2	EOS Protection Device: Directionality	150
9.2.1	Classification: $I-V$ Characteristic Type	150
9.2.2	Unidirectionality	150
9.2.3	Bidirectionality	150
9.3	System-Level Pulse Model	152
9.3.1	IEC 61000-4-2 System-Level Pulse Model	152
9.3.2	Human Metal Model (HMM)	152
9.3.3	IEC 61000-4-5 Surge Test	154
9.4	EOS Transient Voltage Suppression (TVS)	155
9.4.1	EOS Diodes	155
9.4.2	EOS Schottky Diodes	156
9.4.3	EOS Zener Diodes	156
9.4.4	EOS Thyristor Surge Protection	157
9.4.5	EOS Metal-Oxide Varistors (MOV)	157
9.4.6	EOS Gas Discharge Tubes (GDT)	159

9.5	EOS Current Suppression Devices	161
9.5.1	EOS PTC Device	161
9.5.2	EOS Conductive Polymer	162
9.5.3	EOS Fuses	163
	9.5.3.1 Rated Current I_N	164
	9.5.3.2 Speed	164
	9.5.3.3 I^2t Value	164
	9.5.3.4 Breaking Capacity	164
	9.5.3.5 Rated Voltage	164
	9.5.3.6 Voltage Drop	164
	9.5.3.7 Temperature Derating	164
9.5.4	EOS eFUSES	165
9.5.5	Circuit Breakers	166
9.6	EOS and EMI Prevention: Printed Circuit Board Design	166
9.6.1	Printed Circuit Board Power Plane and Ground Design	167
9.6.2	Printed Circuit Board Design Guidelines: Component Selection and Placement	168
9.6.3	Printed Circuit Board Design Guidelines: Trace Routing and Planes	168
9.6.4	Printed Circuit Board Card Insertion Contacts	170
9.6.5	System-Level Printed Circuit Board: Ground Design	170
9.7	Closing Comments and Summary	171
	References	171
10	Latchup Issues for Analog Design	173
10.1	Latchup in Analog Applications	173
10.2	I/O-to-I/O Latchup	173
10.3	I/O-to-I/O Latchup: N-Well to N-Well	175
10.4	I/O-to-I/O Latchup: N-Well to NFET	177
10.5	I/O-to-I/O Latchup: NFET to NFET	179
10.6	I/O-to-I/O Latchup: N-Well Guard Ring between Adjacent Cells	180
10.7	Latchup of Analog I/O to Adjacent Structures	181
	10.7.1 Latchup in Core-Dominated Semiconductor Chips	181
	10.7.2 Latchup and Grounded N-Wells	181
	10.7.3 Latchup and Decoupling Capacitors	181
	10.7.4 Adjacency Design Rule Checking and Verification	181
10.8	Analog I/O to Core	182
10.9	Core-to-Core Analog-Digital Floor Planning	182
	10.9.1 Analog-Digital Moats and Guard Rings	183
10.10	High-Voltage Guard Rings	184
10.11	Through-Silicon Via (TSV)	185
10.12	Trench Guard Rings	186
10.13	Active Guard Rings	187
10.14	Closing Comments and Summary	190
	References	191

11	Analog ESD Library and Documents	195
11.1	Analog Design Library	195
11.2	Analog Device Library: Passive Elements	195
	11.2.1 Resistors	196
	11.2.2 Capacitors	196
	11.2.3 Inductors	197
11.3	Analog Device Library: Active Elements	197
11.4	Analog Design Library: Repository of Analog Circuits and Cores	198
	11.4.1 Analog Design Library: Reuse Library	198
11.5	ESD Device Library	198
11.6	Cadence-Based Parameterized Cells (PCells)	199
	11.6.1 ESD Hierarchical PCell Physical Layout Generation	200
	11.6.2 ESD Hierarchical PCell Schematic Generation	201
	11.6.3 ESD Design with Hierarchical Parameterized Cells	201
	11.6.4 Hierarchical PCell Graphical Method	202
	11.6.5 Hierarchical PCell Schematic Method	204
11.7	Analog ESD Documents	208
	11.7.1 ESD Technology Design Manual Section	208
	11.7.1.1 ESD Required Specifications	209
	11.7.1.2 ESD Supported Standards	209
	11.7.1.2.1 Human Body Model (HBM)	209
	11.7.1.2.2 Machine Model (MM)	209
	11.7.1.2.3 Charged Device Model (CDM)	209
	11.7.1.2.4 IEC 61000-4-2	210
	11.7.1.2.5 Human Metal Model (HMM)	210
	11.7.1.2.6 Transmission Line Pulse (TLP)	210
	11.7.1.2.7 Very Fast Transmission Line Pulse (VF-TLP)	210
	11.7.1.3 ESD Supported Designs	210
	11.7.1.4 ESD Design Rules	210
	11.7.1.5 ESD Design Recommendations	211
	11.7.1.6 ESD Guard Ring Rules	211
	11.7.1.7 ESD Layout Design Practices	211
	11.7.1.8 Do's and Don'ts	211
11.8	ESD Cookbook	212
11.9	Electrical Overstress (EOS) Documents	213
	11.9.1 EOS Design Release Process	214
	11.9.2 Electrical Overstress (EOS) Cookbook	214
	11.9.2.1 Table of Pin Types	216
	11.9.3 Electrical Overstress Checklist	218
	11.9.4 Electrical Overstress Design Reviews	220
11.10	Closing Comments and Summary	220
	References	220

12 Analog ESD and Latchup Design Rule Checking and Verification	223
12.1 Electronic Design Automation	223
12.2 Electrical Overstress (EOS) and ESD Design Rule Checking	223
12.2.1 ESD Design Rule Checking	224
12.2.2 Electrostatic Discharge Layout-versus-Schematic Verification	225
12.2.3 ESD Electrical Rule Check (ERC)	226
12.3 Electrical Overstress (EOS) Electronic Design Automation	227
12.3.1 Electrical Overstress (EOS) Design Rule Checking	227
12.3.2 Electrical Overstress (EOS) Layout-versus-Schematic (LVS) Verification	228
12.3.3 Electrical Overstress (EOS) Electrical Rule Check (ERC)	229
12.3.4 Electrical Overstress Programmable Electrical Rule Check	230
12.4 Printed Circuit Board (PCB) Design Rule Checking and Verification	230
12.5 Electrical Overstress and Latchup Design Rule Checking (DRC)	232
12.5.1 Latchup Design Rule Checking	232
12.5.2 Latchup Electrical Rule Check (ERC)	237
12.5.2.1 N-Well Contact to P-Channel MOSFET Resistance	237
12.5.2.2 P-Well or P-Substrate Contact to N-Channel MOSFET Resistance	237
12.5.2.3 Guard Ring Resistance	237
12.6 Whole-Chip Checking and Verification Methods	240
12.7 Cross-Domain Signal Line Checking and Verification	241
12.7.1 Cross-Domain Signal Line Checking and Verification Flow System	241
12.7.2 Cross-Domain Analog Signal Line Checking and Verification Flow System	243
12.7.3 Cross-Domain Checking and Verification: Resistance Extraction Methodology	244
12.8 Closing Comments and Summary	246
References	246
Appendix: Standards	251
Appendix: Glossary of Terms	255
Index	261

About the Author

Dr. Steven H. Voldman is the first IEEE Fellow in the field of electrostatic discharge (ESD) for “Contributions in ESD protection in CMOS, Silicon on Insulator and Silicon Germanium Technology.” He received his B.S. in Engineering Science from the University of Buffalo (1979), a first M.S. EE (1981) from Massachusetts Institute of Technology (MIT), a second EE Degree (Engineer Degree) from MIT, a M.S. Engineering Physics (1986), and a Ph.D. in Electrical Engineering (EE) (1991) from University of Vermont under IBM’s Resident Study Fellow program.

Voldman was a member of the semiconductor development of IBM for 25 years. He was a member of the IBM’s Bipolar SRAM, CMOS DRAM, CMOS logic, Silicon on Insulator (SOI), 3-D memory team, BiCMOS and Silicon Germanium, RF CMOS, RF SOI, smart power technology development, and image processing technology teams. In 2007, Voldman joined the Qimonda Corporation as a member of the DRAM development team, working on 70, 58, 48, and 32 nm CMOS DRAM technology. In 2008, Voldman worked as a full-time ESD consultant for Taiwan Semiconductor Manufacturing Corporation (TSMC) supporting ESD and latchup development for 45 nm CMOS technology and a member of the TSMC Standard Cell Development team in Hsinchu, Taiwan. From 2009 to 2011, Steve was a Senior Principal Engineer working for the Intersil Corporation working on analog, power, and RF applications in RF CMOS, RF Silicon Germanium, and SOI. From 2013 to 2014, Dr. Voldman was a consultant for the Samsung Electronics Corporation in Dongtan, South Korea.

Dr. Voldman was the chairman of the SEMATECH ESD Working Group, from 1995 to 2000. In his SEMATECH Working Group, the effort focused on ESD technology benchmarking, the first transmission line pulse (TLP) standard development team, strategic planning, and JEDEC-ESD Association standards harmonization of the human body model (HBM) Standard. From 2000 to 2013, as Chairman of the ESD Association Work Group on TLP and very-fast TLP (VF-TLP), his team was responsible for initiating the first standard practice and standards for TLP and VF-TLP. Steve Voldman has been a member of the ESD Association Board of Directors, and Education Committee. He initiated the “ESD on Campus” program which was established to bring ESD lectures and interaction to university faculty and students internationally; the ESD on Campus program has reached over 40 universities in the United States, Korea, Singapore, Taiwan,

Malaysia, Philippines, Thailand, India, and China. Dr. Voldman has taught short courses and tutorials on ESD, latchup, patenting, and invention.

He is a recipient of 250 issued US patents and has written over 150 technical papers in the area of ESD and CMOS latchup. Since 2007, he has served as an expert witness in patent litigation and has also founded a limited liability corporation (LLC) consulting business supporting patents, patent writing, and patent litigation. In his LLC, Voldman served as an expert witness for cases on DRAM development, semiconductor development, integrated circuits, and electrostatic discharge. He is presently writing patents for law firms. Steven Voldman provides tutorials and lectures on inventions, innovations, and patents in Malaysia, Sri Lanka, and the United States.

Dr. Voldman has also written many articles for *Scientific American* and is an author of the first book series on ESD and latchup (eight books): *ESD: Physics and Devices*, *ESD: Circuits and Devices*, *ESD: Radio Frequency (RF) Technology and Circuits*, *Latchup*, *ESD: Failure Mechanisms and Models*, *ESD Design and Synthesis*, *ESD Basics: From Semiconductor Manufacturing to Product Use*, and *Electrical Overstress (EOS): Devices, Circuits and Systems*, as well as a contributor to the book *Silicon Germanium: Technology, Modeling and Design* and *Nanoelectronics: Nanowires, Molecular Electronics, and Nano-devices*. In addition, the International Chinese editions of book *ESD: Circuits and Devices*, *ESD: Radio Frequency (RF) Technology and Circuits*, and *ESD Design and Synthesis* (2014) are also released.

Preface

This book *Electrostatic Discharge (ESD): Analog Circuits and Design* was initiated based on the need to produce a text that addresses the fundamentals of electrostatic discharge (ESD) requirements for analog and power electronic devices, components and systems. As the manufacturing world evolves, semiconductor devices are scaling and systems are changing. As a result, the needs and requirements of reliability and ESD robust products are increasing. A text is required that connects and synthesizes the fundamentals of analog design discipline and the ESD discipline. Whereas significant texts are available today to teach experts on ESD on-chip design for digital design discipline and radio frequency (RF) design discipline, there is no single textbook devoted to ESD on-chip design dedicated to analog design.

With the growth of mixed signal applications that integrate both the digital and analog circuitries on a common semiconductor chip, there is a growing interest in the concerns associated with ESD design and protection within a digital–analog application. New issues arise by the integration of two separate cores within a chip, where the digital and the analog domains are separated spatially and electrically. As a result, new problems arise with the design synthesis and architecture of an analog–digital mixed signal semiconductor chip.

With the growth of power management and power devices, there is an additional challenge in providing ESD protection within a power application. In power technology, the number of allowed power conditions has grown significantly, leading to a significant difficulty to provide ESD protection.

In addition, there is a growing interest in electrical overstress (EOS). Today, there is a need for understanding the fundamentals of EOS. Necessarily experts, non-experts, non-technical staff and layman should understand the problems that the world faces today. Today, real-world EOS issues surround us; this occurs in manufacturing environments, power sources, machinery, actuators, solenoids, soldering irons, cables, and lightning. When there is switching, poor grounding, ground loops, noise and transient phenomena, there is a potential for EOS of devices, components, and printed circuit boards. Hence, there is a need for experts and non-experts to understand the issues that revolve around us and the steps to be taken to avoid them. At present, this book is the only textbook on the issues of EOS. In this book, EOS issues for analog and power applications are emphasized.

Hence, there is an opportunity to intermix the analog design discipline and the ESD design discipline to produce a synthesized “ESD analog design discipline” that utilizes analog design techniques and ESD protection techniques.

This book has multiple goals and are as follows.

The first goal is to teach the basic and fundamental concepts of the analog design discipline.

The second goal is to review the analog circuit building blocks used in analog design, such as current mirrors, error amplifiers, feedback loops, and comparators, and to discuss the bandgap reference circuits and low dropout regulators.

The third goal is to discuss EOS and ESD, that is to explain the practices, devices, and novel concepts to address both ESD and EOS on-chip and off-chip.

The fourth goal is to discuss the needs for analog circuits and design associated with CMOS latchup. This involves understanding of latchup in a mixed signal digital–analog environment.

The fifth goal is to explain the semiconductor chip floorplanning to address ESD, EOS and latchup in an analog–digital mixed signal environment. Latchup issues, placement, and guard ring requirements will be highlighted.

The sixth goal is to describe the novel concepts that provide both analog and ESD advantages.

And, the last goal is to highlight the electrical design automation (EDA) methods for analog, analog–digital mixed signal, and power electronics to provide ESD and EOS robust products.

This book is organized as to allow the reader to learn the fundamentals of ESD analog design.

In Chapter 1, analog design principles associated with matching and design symmetry are discussed, and EOS and its relationship with other phenomena, such as ESD, electromagnetic interference, electromagnetic compatibility, and latchup are explained. EOS is defined as well in terms of electrical over-current, electrical over-power, and other concepts. ESD and EOS events on analog applications are also emphasized. As a result, we will draw distinctions through the text on difference of failure analysis, time constants, and other means of identification and classification. A plan to define safe operating area and its role in EOS is also emphasized.

In Chapter 2, the analog design layout practices of interdigitated design layout and common centroid concepts in one- and two dimensions are discussed. These concepts are implemented into ESD networks and the cosynthesis of analog circuits and ESD networks.

In Chapter 3, examples of analog building blocks and circuits that exist in analog designs are provided for readers unfamiliar with analog circuit networks. The analog circuit examples include single-ended receivers, differential receivers, comparators, current mirrors, bandgap regulators, and voltage converters. Voltage regulators of interest include buck, boost, buck–boost, and other circuit topologies.

In Chapter 4, the analog ESD design discipline is introduced, applying both the ESD requirements and the layout concepts of analog circuitry. This includes the digital ESD design discipline, in contrast to the analog ESD design discipline.

In Chapter 5, the analog design synthesis on a high level, by addressing the floorplanning of a mixed signal chip application is discussed. This includes the digital and analog

power domain floorplanning, digital and analog power grid, digital to analog breaker cells, and ESD concerns in digital–analog mixed signal chips. Additionally, the guard ring and moats within the chip architecture are discussed, and active and passive guard ring concepts are shown.

In Chapter 6, the signal line ESD failures in digital and analog domains where they are required to be decoupled due to noise are addressed. ESD solutions between the ground connections include coupling using resistors, diode elements, as well as third-party functional blocks. ESD solutions along the signal lines include the ground connections as well as the ESD networks on the signal lines that cross the digital to analog domain.

In Chapter 7, the analog and ESD signal pin cosynthesis that introduces the usage of inter-digitated layout and common centroid concepts to provide ideal matching, low capacitance, and small area in differential signal pins is addressed. Using interdigitated designs, the parasitic elements are utilized for signal pin-to-signal pin ESD protection. In conclusion, the issue of common centroid design of ESD protection networks which integrates signal pin-to-signal pin ESD protection with the inter-digitation pattern for ESD pin-to-rail protection network for differential pair circuitry is discussed for the first time. With integration of the ESD pin-to-rail solution and the ESD signal pin solution, a significant reduction in the area and loading effect for CMOS differential circuits is established. This novel concept will provide significant advantage for present and future high-performance analog and RF design for matching, area reduction, and performance advantages.

In Chapter 8, analog and ESD integration is focused. Topics such as analog signal pin input circuitry and ESD power clamps are discussed, and ESD power clamp issues and solutions are explained in more details. Significant discussion is provided due to the importance of ESD power clamps in analog and digital ESD design.

In Chapter 9, the system-level issues associated with EOS in chips, printed circuit boards, and systems are discussed. EOS protection device classifications, symbols, and types for both over-voltage or over-current conditions are highlighted. System-level and system-like testing methods, such as IEC 61000-4-2, IEC 61000-4-5, and human metal model waveforms and methods, are reviewed. Examples for printed circuit board design for digital–analog systems are also provided. The EDA techniques and methods for ESD in analog design are also discussed. Methods such as design rule checking (DRC), layout versus schematic (LVS), and electrical rule checking (ERC) are used for both ESD and EOS checking and verification.

In Chapter 10, latchup in analog design is discussed and solutions to avoid digital noise from impacting analog circuitry are addressed. The spatial placement of digital and analog cores in a mixed signal chip as well as the guard rings between these domains are also explained. Moats, guard rings, and through-silicon via advantages and disadvantages as possible solutions to minimize both noise and latchup are highlighted. Special features, such as grounded wells, and decoupling capacitor issues and how they can lead to latchup in analog applications are also reviewed. In conclusion, I/O to I/O interactions as a function of standard cell-to-standard cell spacings are discussed. As technology spacings are reduced, cell-to-cell latchup will increase in importance in analog design.

In Chapter 11, ESD and EOS libraries and documents for an analog or mixed signal technology are discussed. The discussion includes a plethora of items, from analog libraries, ESD library elements, Cadence™-based parameterized cells, Cadence-based hierarchical ESD designs, to ESD cookbooks. ESD and EOS documents for technology

design manual, cookbooks, checklists, and design release processes are discussed. Control programs and documents for analog ESD design are highlighted. This includes ESD analog design “cookbooks” to assist design teams to determine the correct elements to use for a given circuit.

In Chapter 12, EDA techniques and methods for ESD, EOS, and latchup are discussed. Methods such as DRC, LVS and ERC are used for ESD, latchup, and EOS checking and verification. As time progresses, ESD CAD methods are being propagated to EOS CAD methods, to address ESD and EOS in the same design tool. The example of Calibre PERC™ shows how the methods of ESD are being extended to the EOS issue. A key issue is the checking and verification of analog-to-digital cross domain sign lines. This trend will continue in the future.

This introductory text will hopefully open your interest in the field of ESD in analog design. To establish a stronger knowledge of ESD protection, it is advisable to read other texts such as *ESD Basics: From Semiconductor Manufacturing to Product Use*, *ESD: Physics and Devices*, *ESD: Circuits and Technology*, *ESD: RF Circuits and Technology*, *ESD: Failure Mechanisms and Models*, *ESD: Design and Synthesis*, *EOS: Devices, Circuits and Systems*, and *Latchup*.

Enjoy the text, and enjoy the subject of ESD design in analog devices, circuitry, and systems.

Baruch HaShem B”H

Dr. Steven H. Voldman
IEEE Fellow

Acknowledgments

I would like to thank the years of support from the Electrostatic Discharge (ESD) Association, the Taiwan Electrostatic Discharge (T-ESD) Association, the IEEE, and the JEDEC organizations. I would like to thank the IBM Corporation, Qimonda, Taiwan Semiconductor Manufacturing Corporation (TSMC), Intersil Corporation, and Samsung Electronics Corporation. I was fortunate to work in a wide number of technology teams and with a wide breadth of customers. I was very fortunate to be a member of talented technology and design teams that were both innovative, intelligent, and inventive.

I would like to thank the institutions that allowed me to teach and lecture at conferences, symposiums, industry, and universities; this gave me the motivation to develop the texts. I would like to thank faculty at the following universities: M.I.T., Stanford University, University of Central Florida (UCF), University Illinois Urbana-Champaign (UIUC), University of California Riverside (UCR), University of Buffalo, National Chiao Tung University (NCTU), Tsin Hua University, National Technical University of Science and Technology (NTUST), National University of Singapore (NUS), Nanyang Technical University (NTU), Beijing University, Fudan University, Shanghai Jiao Tung University, Zhejiang University, Huazhong University of Science and Technology (HUST), UESTC, Korea University, Universiti Sains Malaysia (USM), Universiti Putra Malaysia (UPM), Kolej Damansara Utama (KDU), Chulalongkorn University, Mahanakorn University, Kasetsart University, Thammasat University, and Mapua Institute of Technology (MIT).

I would like to thank for the years of support and the opportunity to provide lectures, invited talks, and tutorials the *Electrical Overstress/Electrostatic Discharge (EOS/ESD) Symposium*, the *International Reliability Physics Symposium (IRPS)*, the *Taiwan Electrostatic Discharge Conference (T-ESDC)*, the *International Electron Device Meeting (IEDM)*, the *International Conference on Solid-State and Integrated Circuit Technology (ICSICT)*, the *International Physical and Failure Analysis (IPFA)*, *IEEE ASICON*, and *IEEE Intelligent Signal Processing And Communication Systems (ISPACS) Conference*.

I would like to thank my many friends for over 25 years in the ESD profession: Prof. Ming Dou Ker, Prof. J.J. Liou, Prof. Albert Wang, Prof. Elyse Rosenbaum, Timothy J. Maloney, Charvaka Duvvury, Eugene Worley, Robert Ashton, Yehuda Smooha, Vladislav Vashchenko, Ann Concannon, Albert Wallash, Vessilin Vassilev, Warren

xxiv **ACKNOWLEDGMENTS**

Anderson, Marie Denison, Alan Righter, Andrew Olney, Bruce Atwood, Jon Barth, Evan Grund, David Bennett, Tom Meuse, Michael Hopkins, Yoon Huh, Jin Min, Keichi Hasegawa, Teruo Suzuki, Nathan Peachey, Kathy Muhonen, Augusto Tazzoli, Gaudenzio Menneghesso, Marise BaFleur, Jeremy Smith, Nisha Ram, Swee K. Lau, Tom Diep, Lifang Lou, Stephen Beebe, Michael Chaine, Pee Ya Tan, Theo Smedes, Markus Mergens, Christian Russ, Harold Gossner, Wolfgang Stadler, Ming Hsiang Song, J.C. Tseng, J.H. Lee, Michael Wu, Erin Liao, Stephen Gaul, Jean-Michel Tschann, Han-Gu Kim, Kitae Lee, Ko Noguchi, Tze Wee Chen, Shu Qing Cao, Slavica Malobabic, David Ellis, Blerina Aliaj, Lin Lin, David Swenson, Donn Bellmore, Ed Chase, Doug Smith, W. Greason, Stephen Halperin, Tom Albano, Ted Dangelmayer, Terry Welsher, John Kinnear, and Ron Gibson.

I would like to thank the ESD Association office for the support in the area of publications, standards developments, and conference activities. I would also like to thank the publisher and staff of John Wiley & Sons, for including this text as part of the ESD book series.

To my children, Aaron Samuel Voldman and Rachel Peshia Voldman, good luck to both of you in the future.

To my wife Annie Brown Voldman, of 30 years of love and friendship—thank you for your patience and support.

And to my parents, Carl and Blossom Voldman.

Baruch HaShem B”H

Dr. Steven H. Voldman
IEEE Fellow

1 Analog, ESD, and EOS

In 1993, I was invited to consult for two days with a well-known semiconductor analog corporation on electrostatic discharge (ESD) protection of analog components. A vice president of the corporation sat with me and said, “Our analog products are superior to any of our competitors. As a result, no one cared about the level of our ESD protection results! All of our products did not achieve 2000 V HBM or 4000 V HBM levels. Today, with growth of competition in the analog business sector, overnight, 75% of our customers want us to achieve better than 2000 V HBM levels on all of our products! How do I build a corporate ESD strategy for this analog corporation?...”

This was my first introduction to the world of ESD in analog design.

1.1 ESD IN ANALOG DESIGN

In every technology sector, electrostatic discharge (ESD) protection was not an issue when there was a sole supplier of critical products and the customer was willing to accept the product. Eventually, as the technology or application space matured, customers wanted better ESD protection as both technology and application became mainstream or high volume. This was true historically in digital and analog applications with CMOS, bipolar, silicon on insulator (SOI), silicon germanium (SiGe), and gallium arsenide (GaAs) technologies. With mainstream introduction of a technology, it is desirable not to have customer field returns from ESD or electrical overstress (EOS).

As a result of the unique needs of analog design, there are a significant number of issues to be addressed in analog ESD design. These issues extend from chip design to system-level design in both architecture and layout, which consist of the following:

- Matching and layout issues
- Matching requirements in differential receivers

2 ANALOG, ESD, AND EOS

- Domain-to-domain separation and ESD coupling
- Circuit topology chip architecture and ESD
- Interdomain digital-to-analog ESD failures
- Semiconductor chip layout floor planning
- Printed circuit board (PCB) design floor planning
- High-voltage applications
- Ultrahigh-voltage applications

In this text, examples will be provided of ESD failures and problems in past analog applications to modern-day practices in analog design. The text will discuss how the present-day architecture of mixed-signal chips evolved and its implications.

1.2 ANALOG DESIGN DISCIPLINE AND ESD CIRCUIT TECHNIQUES

In analog design, unique design practices are used to improve the functional characteristics of analog circuitry [1–10]. In the ESD design synthesis of analog circuitry, the ESD design practices must be suitable and consistent with the needs and requirements of analog circuitry [11, 12] (Figure 1.1). Fortunately, many of the analog design practices are aligned with ESD design practices.

In the analog design discipline, there are many design techniques to improve tolerance of analog circuits [10]. Analog design techniques include the following:

- Local matching: Placement of elements close together for improved tolerance
- Global matching: Placement in the semiconductor die
- Thermal symmetry: Design symmetry

A key analog circuit design requirement is matching. To avoid semiconductor process variations, matching is optimized by the local placement. Placement within the die location also is an analog concern due to mechanical stress effects. In analog design, there is a concern of the temperature field within the die and the effect of temperature distribution within the die.

Many of the analog design synthesis and practices are also good ESD design practices. The design practices of matching and design symmetry are also suitable practices for




Figure 1.1 Analog and ESD design.

ESD design. But there are some design practices where a trade-off exists between the analog tolerance and ESD; this occurs when parasitic devices are formed between the different analog elements within a given circuit or circuit to circuit.

1.2.1 Analog Design: Local Matching

Matching is important in analog design due to the usage of many circuit blocks that require good matching characteristics. The matching is important locally in a semiconductor device or within a circuit. In this case, “local matching” is needed to provide the ideal characteristics of an analog network. Local matching is critical in multifinger structures, where mismatch can occur between two adjacent structures. In future sections, discussion of semiconductor processes such as photolithography and etching influences the local matching.

1.2.2 Analog Design: Global Matching

Matching is important in analog design due to the usage of many circuit blocks that require good matching characteristics from circuit to circuit. Many functional analog circuit blocks are repeated within a semiconductor chip. In this case, “global matching” is needed to avoid mismatch between two circuits. Global matching is influenced by spatial separation of two circuits, global density variations, arrangement, and orientation. Global matching is influenced by across chip linewidth variation (ACLV).

1.2.3 Symmetry

Symmetry is critical to establish matching within a semiconductor device or an analog circuit (Figure 1.2). Symmetry is influenced by design layout, current distribution, temperature field, and thermal distribution [10].




Figure 1.2 Symmetry and layout.

1.2.3.1 Layout Symmetry

Layout symmetry is a form of symmetry through physical design. Layout symmetry establishes matching within a semiconductor device or an analog circuit [10].

1.2.3.2 Thermal Symmetry

Thermal symmetry is a form of symmetry through the temperature field and thermal distribution. Thermal symmetry establishes matching within a semiconductor device or an analog circuit [10].

1.2.4 Analog Design: Across Chip Linewidth Variation

In semiconductor development, semiconductor process variation can introduce structural and dimensional nonuniformity which influences both analog circuits and ESD devices [13–22]. Photolithography and etch tools can introduce these nonuniformities that exist on a local and global design level. These variations can manifest themselves by introducing variations in both active and passive elements. For MOSFET transistors, variation in the MOSFET channel length in single-finger and multifinger MOSFET layouts can lead to nonuniform “turn-on”; this effect can influence both active functional circuits and ESD networks. In bipolar transistors, the linewidth variation can lead to different sizes in emitter structures, leading to nonuniform current distribution in multifinger bipolar transistors. For resistor elements, resistor elements that are utilized for ballasting in multifinger structures can also lead to nonuniform current in the different fingers in the structure.

Design factors that influence the lack of variation are the following semiconductor process and design variables:

- Linewidth
- Line-to-line space
- “Nested-to-isolated” ratio
- Orientation
- Physical spacing between identical circuits

It is a circuit design practice and an ESD design synthesis practice to provide a linewidth which is well controlled. For line-to-line space, in an array of lines, the spacing is maintained to provide maximum matching between adjacent lines. For example, in a multifinger MOSFET structure, the spacing between the polysilicon lines is equal to provide the maximum matched characteristics.

Given any array of parallel lines, the characteristics of the “end” or edges of the array can have different characteristics than the other lines. In an array of lines, whereas one edge is adjacent to another line, the other edge is not; this leads to one line-to-line edge space to appear “nested” and the outside line-to-line edge space to appear “semi-infinite”