FROM FREQUENCY TO TIME-AVERAGE-FREQUENCY
FROM FREQUENCY TO TIME-AVERAGE-FREQUENCY

A Paradigm Shift in the Design of Electronic Systems

LIMING XIU
# CONTENTS

Foreword ix  
Preface xi  
Acknowledgment xvii  

1 Importance of Clock Signal in Modern Microelectronic Systems 1  
1.1 Clock Technology: One of the Four Fundamental Technologies in IC Design, 1  
1.2 Clock Signal Generator: The Knowledge-and-Skill Gap between Its Creator and Its User, 3  
1.3 How Is Sense-of-Time Created in Electrical World?, 5  
1.4 All Microelectronic Systems Are Frequency Driven, 9  
1.5 A New Kid in Town: The Clock Architect, 14  
References, 15  

2 Everything about the Clock 17  
2.1 Clock Generation, 17  
2.2 Clock Distribution: Functional, 18  
2.3 Clock Distribution: Physical, 19  
2.4 Clock Usage: System Perspective, 20  
2.5 Clock Usage: Electrical Perspective, 20  
2.6 Clock Signal Quality, 22  
2.7 Clock Network Power Consumption, 23  
References, 23
## 3 A Different Way of Constructing a Clock Signal: Time-Average-Frequency

- 3.1 Motivation, 27
- 3.2 Clock Is Trigger and Gatekeeper: Essence of Stage-by-Stage Operation, 30
- 3.3 Time-Average-Frequency: Brief Review, 32
- 3.4 Circuit Architecture of Time-Average-Frequency Direct Period Synthesis, 34
- 3.5 The Two Long-Lasting Problems: Small Frequency Granularity and Fast Frequency Switching, 37
- 3.6 Time-Average-Frequency and “Jittery” Clock, 40
- 3.7 Frequency Switching and Waveform Establishment in TAF-DPS Clock Generator, 43
- 3.8 Allan Variance of TAF-DPS Clock Signal, 43
- 3.9 Behavior of TAF Clock Signal under the Scope of Jitter, 46
- 3.10 Spectrum of TAF Clock Signal, 52
- 3.11 Impact of Implementation Imperfection, 52

References, 54

## 4 Time-Average-Frequency and Special Clocking Techniques: Gapped Clock, Stretchable Clock, and Pausible Clock

- 4.1 Gapped Clock and Synchronous FIFO, 55
- 4.2 Stretchable Clock, Pausible Clock, and Asynchronous FIFO, 59
- 4.3 Time-Average-Frequency Operation of Gapped Clock, Stretchable Clock, and Pausible Clock, 61

References, 65

## 5 Microelectronic System Design in the Field of Time-Average-Frequency: A Paradigm Shift

- 5.1 Digital Data Communication in the Field of Frequency, 69
- 5.2 Data Transfer in Time-Average-Frequency Field: Transmitting Clock Available, 72
- 5.3 Data Transfer in Time-Average-Frequency Field: Clockless Transmission, 74
- 5.4 Clock Data Recovery in Time-Average-Frequency Field, 76
- 5.5 Network-on-Chip GALS Strategy in Time-Average-Frequency Field, 82
- 5.6 Network Time Synchronization in Time-Average-Frequency Field: Improved Time Granularity and Frequency Granularity, 89
- 5.7 Crystalless Reference and Time-Average-Frequency Driven VLSI System: Source for Frequency Reference, 93
- 5.8 Crystalless Reference and Time-Average-Frequency Driven VLSI System: Harmony in System-Level Design, 96
CONTENTS

5.9 Efficient Implementation of MCXO System in Time-Average-Frequency Field, 97
5.10 CPU Throttling in Time-Average-Frequency Field, 105
5.11 Spreading Clock Energy in Time-Average-Frequency Field, 108
5.12 TAF-DPS as Circuit Technique in Building Special Function Blocks, 114
   5.12.1 TAF-DPS as DCO for PLL and DLL, 114
   5.12.2 TAF-DPS as Open-Loop Fractional Divider, 117
   5.12.3 TAF-DPS in Pulse Width Modulation, 120
   5.12.4 TAF-DPS for Message Transmission Using Spectrum, 122
   5.12.5 TAF-DPS for Message Transmission Using Duty Cycle, 122
References, 127

6 TAF-DPS Clock Generator and On-Chip Clock Distribution 131
   6.1 Global Clock Distribution at Low Frequency, 131
   6.2 Resonant Clock Distribution Network Assisted by TAF-DPS, 136
   6.3 TAF-DPS Clock Source and FPGA, 143
      6.3.1 FPGA Operation and Flexibility, 144
      6.3.2 Prefabricated FPGA Structure and Clock/Frequency Distribution Requirement, 144
      6.3.3 Heterogeneous FPGA Computing and Frequency Requirement, 145
      6.3.4 Parallelism in FPGA and Frequency Requirement, 145
      6.3.5 TAF-DPS Clock Source and FPGA, 145
      6.3.6 Creating Clock Source of Sub-ppm Frequency Granularity and Two-Cycle Frequency Switching Speed with FPGA Custom Logic, 146
References, 147

7 Digital-to-Frequency Converter: A Component Enabling New Application Fields 149

8 Conclusion: Evolution of Timekeeper in Electrical World 155

Index 157
Unprecedented innovations in semiconductor technology and manufacturing over last several decades have prompted an impressive growth in high-tech industry, which has immensely influenced our world. Today, electronics has permeated many aspects of our daily lives such as communication, transportation, health, and even our social interactions. A unique combination of efficiency, intelligence, form factor, and affordability of integrated circuits promises to address some of most daunting social and environmental challenges of modern world such as energy, health, and pollution. As more people and things are increasingly connected to each other and to the cloud of massive data and information, we will undoubtedly witness an ever-increasing rate of innovative ideas and applications enabled by semiconductor technology in years to come.

Almost every modern electronic circuit and system requires a timing reference. Reliable generation, transmission, reception, and conditioning and processing of data need timing references as well as some level of synchronization even in asynchronous systems! As the data rate is exponentially growing, the need for accurate timing reference exacerbates. Many advance high-speed data acquisition, interface, and processor-integrated circuits require a clock accuracy of a few femtoseconds ($10^{-15}$)! In addition to a high-accuracy clock reference, generation of different frequencies and distribution of high-speed timing signal in a compact noisy path across the chip or the board are critical and challenging in high-speed analog and digital signal processing. Since the RMS jitter is inversely proportional to Quality Factor of the circuit, a combination of high-performance clock reference, low-noise circuit architecture, high-performance device, and careful layout is critical for a timing solution. The complexity and cost of clock generation and distribution amount to almost one-third of total board cost in many high-performance electronic boards and modules.
The infrastructure of modern world depends on high-performance clock and timing. High-speed wireless and wired communication networks which are the backbone of Internet and connectivity, power distribution systems, security systems, industrial metrology, scientific research systems, and many other applications increasingly rely on highly accurate and stable timing references.

We have come a long way from using celestial bodies’ rotation and revolution as timing references. Modern timing references can provide accuracy, precision, and stability needed for high-performance circuits. Crystal oscillators and its high-stability variations such as VCXO, TCXOs and OCXO, MEMS-based clock references, GPS timing reference, and recently developed chip-scale atomic clocks (CSAC) can provide low jitter and phase noise integrated timing references. Also, advances in phase lock loop, injection-locked oscillators, and frequency synthesizer’s theory and techniques such as hybrid and cascade architectures facilitate generation of accurate and stable timing reference at various frequencies as well as recovery and jitter cleaning of timing signal.

As the complexity of electronic systems grows the need for higher performance, robust timing references are becoming more pivotal and challenging. Liming Xiu offers a timely and comprehensive analysis of fundamentals and new approaches in timing and frequency synchronization techniques. The author’s theoretical and practical experience through many years of advance R&D in Texas Instruments have been instrumental to providing a useful reference for one of the most challenging topics of today’s technology.

I commend Liming for his insightful and articulate text which goes beyond conventional approaches by exposing the readers to many novel ideas and inspiring them to think out of the box.

It’s about time.
A PARADIGM SHIFT

The word *paradigm* is defined in the dictionary as “a framework containing the basic assumptions, ways of thinking, and methodology that are commonly accepted by members of a scientific community.” In his influential book *The Structure of Scientific Revolutions*, published in 1962, Thomas Kuhn used the term *paradigm shift* to indicate a change in the basic assumptions (the *paradigms*) within the ruling *theory of science*. Today, the term paradigm shift is used widely, both in scientific and nonscientific communities, to describe a profound change in a fundamental model or perception of events.

Ever since the clock concept was introduced into microelectronic system design many decades ago, it was assumed that all the cycles in a clock pulse train have to be equal in their lengths (a rigorous clock signal). One reason that this form of clock signal has dominated microelectronic system design for a long time is that, in the past, the requirement for IC clocking was mostly straightforward. A clock signal with a fixed rate was sufficient for most systems. However, the complexity of future systems changes the game. Low-power operation, low electromagnetic radiation, synchronization among networked devices (e.g., Internet of Things), complex data communication schemes, etc., all require a clock signal that is flexible.

Another reason behind the dominance of this style of rigorous clock is that time, which shows its existence and its flow indirectly through the use of a clock pulse train, is not a physical entity that can be controlled and observed directly. Thus, creating a flexible clock is an inherently difficult task. It demands effort beyond simply playing with various techniques at the circuit level. Philosophically it requires an adjustment, at a fundamental level, in our thinking about the way of clocking microelectronic
systems. The “anomaly” in this case is a new perspective on the concept of clock frequency. In this line of argument, the materials presented in this book induce a paradigm shift in the field of microelectronic system design.

IN ELECTRICAL WORLD WE ONLY DEAL WITH TWO THINGS: LEVEL AND TIME

Although there are numerous different types of microelectronic devices and systems supporting the daily operation of our society, we only deal with two things when designing such devices and systems: level and time. Microelectronic devices and systems perform their magic by creating a variety of events that occur inside the silicon chip in a predetermined order. The purpose of such events is to essentially specify “what happens at when.” In the process of creating those events, we need “level” to represent “what” and “time” to describe “when.”

In describing “what,” there are two approaches to implementation: (1) the analog way and (2) the digital way. The analog method uses proportional relationships to describe the physical world. (Physical world: It is the sum of all the stuff around us; you can see it, touch it, taste it, hear it, or smell it. And these five senses are based on the proportional relationship.) By contrast, the digital approach employs a binary system (i.e., on/off) to represent information. It is the natural language for performing computation using microelectronic devices. In the past several decades of silicon chip design, the task of describing “what” has been studied in great depth. Perhaps, it is fair to say that it is a mature art now.

However, we have not been as creative in dealing with “when.” Historically, we were fixed in the belief that any clock cycle has to be exactly the same as any other cycle. Hence, we restrained our hand at making the clockwork for the electrical world. Since “time” is half of the story in “what happens at when,” it can impact the microelectronic system’s overall information processing efficiency in great deal. A small step change in the fundamental level (the anomaly) can produce a profound influence on upper level structures. This flow of thought is reflected in the development from the ideas of Chapters 1–4 to their applications in Chapters 5–7.

INTERNET OF THINGS AND THE CLOCK

The Internet of Things (IoT) is a growing network of everyday objects, from industrial machines to consumer goods, which can share information and complete tasks without human interference. It comprises three key components: (1) the things themselves, (2) the communication networks connecting them, and (3) the computing systems that make use of the data flowing among the things. IoT is the catalyst for new business growths across multiple industries, including industrial, medical, consumer, and automotive. The semiconductor industry, which provides chips designed for various IoT applications, is the enabler of this IoT trend. Designers of microelectronic products for IoT applications, however, face several unique challenges. The three most
noticeable ones are the ultralow-power challenge, the ultralow-cost challenge, and the miniaturization challenge.

As said, IoT is a network of many things. It implies that the key in IoT is the “connection.” For things in IoT to connect, it requires the establishment of a “common view of time” among the things. In other words, time synchronization of the network plays a major role in IoT. There are two essential pieces for establishing this synchronization: Each thing must have its own time (frequency) source to control its internal operation and there must exist a communication protocol agreed by all the things to establish and maintain the “common view of time.” The design of this communication protocol depends heavily on the quality of the time (frequency) source. In IoT’s harsh design environment of ultralow power, extreme small size, and ultralow cost, building a good time (frequency) source for each thing is an extremely challenging task. It requires innovations on clocking. Chapter 5 of this book provides some innovative options to meet this challenge.

CLOCK IS ENABLER FOR SYSTEM-LEVEL INNOVATION

Viewing from a high level, there are four fundamental technologies supporting the entire IC design business: processor technology, memory technology, analog/RF technology, and clock technology. In the past several decades, a tremendous amount of effort has been spent on the development of the first three technologies. Clock technology falls behind in this race. One of the key reasons for this is that, as mentioned before, clock technology deals with a special entity: time. It is neither directly observable nor directly controllable. The circuit designer can only play with it indirectly, through voltage and/or current. This lag, however, provides us an opportunity to make significant progress. It is a battleground for new ideas. It is a potential birthplace for great inventions. It is one of the enablers for system-level innovation. Chapters 5–7 are the first round of effort in this direction.

WHAT IS NEW ON CLOCK? FLEXIBILITY VERSUS SPECTRUM PURITY

When the term flexible clock is used, it refers to a clock signal whose frequency can be (1) arbitrarily set (within a small frequency granularity, similar to the way that voltage level can be arbitrarily reached within a quantization resolution) and (2) changed quickly (similar to the way that voltage level can make transition quickly). Preferably, these two features shall be achieved simultaneously and be available to the clock user at a reasonable cost.

A rigorous clock has the characteristic of high spectrum purity, which is beneficial to certain applications such as functioning as a carrier in wireless communication and as the driving clock for analog-to-digital converter. There are, however, many more applications wherein spectrum purity is not of high concern. Instead, a clock signal possessing the capability of small frequency granularity and fast frequency
switching is more useful. Therefore, there is a crucial trade-off to be made when an IC design problem is investigated. In the past, a clock of high spectrum purity was the undeniable winner. However, for future microelectronic system design, this is not necessarily always the case. Chapters 5 and 6 of this book demonstrate that a flexible clock is more cost-effective in solving many emerging problems in modern applications.

CLOCK IS NOT PLL; IT IS MUCH BIGGER

Within the community of IC design professionals, a popular view is that IC clocking is just the PLL (phase-locked loop) design. This is far from the truth. PLL design is just one piece of a big puzzle. The PLL specializes in generating the clock pulse train. There are, however, many other aspects to the clock, including the task of delivering a clock signal, logically and physically, to all the areas that need it. Another important task is the correct use of the clock signal once it actually reaches the destinations (i.e., to drive the cells). This work is important because it can cause system failure if certain conditions are not satisfied (i.e., the setup and hold checks). Moreover, as a signal bearing highly concentrated energy at a particular frequency, the clock is a danger aggressor capable of doing serious damage to other signals around it. Thus, care must be given to avoid this from happening. Furthermore, the clock network consumes the largest percentage of overall chip power consumption. The reduction of power usage is heavily dependent on how the clock is used. Chapter 2 of this book helps the reader establish an appropriate appreciation of the clock: clock is not simply the PLL; it is a much bigger topic.

“JITTERY” CLOCK IS NOT NECESSARILY A BAD THING

Among clock circuit designers and clock signal users, jitter is always a bad thing. The essence of a clock pulse train is to create a series of “moments in the flow of time” by utilizing the mechanism of the “voltage-level-crossing-a-threshold.” The resulting moments are used as the reference points for other events happening inside the microelectronic system. Therefore, the requirement on those moments is that their locations-in-time must be predictable and precise. Jitter is a parameter measuring this quality. Thus, a jittery clock is undesirable since it reduces the effectiveness of the clock in coordinating other events. However, jitter is not without any use. An obvious example of its applicability is that jitter in a clock signal can help reduce its electromagnetic radiation since it spreads the clock energy.

The not-so-obvious, and more valuable, use of a “jittery” clock is to trade the irregularity in the moment with the flexibility. As mentioned, the flexibility associated with a clock signal refers to its capability of fine frequency resolution and fast frequency switching. When used with care of this irregularity in the moment, a clock signal can be made flexible by intentionally introducing “controlled jitter” into it. This capability is important for certain applications, such as in adaptive clock
generation and in clock data recovery. Indeed, it outweighs the requirement on the clock’s spectrum purity in such applications. Hence, a jittery clock is not necessarily a bad thing. An example is provided in Chapter 5 to support this unconventional view. It also serves as an example of “thinking out of the box.”

**THE POWER OF IDEA**

Many times in our history, the power of an idea has changed the landscape of our civilization. Such ideas include liberty, democracy, Romanticism, Confucianism, Marxism, Zionism, among others. Each of those great ideas led to a profound movement that changed the way we live. In science and technology, the latest example of such an idea would be Einstein’s theory of relativity. It links the space and time together, resulting in a thing called space-time. This breakthrough idea, which was regarded as a ridiculous one by most people when it made its debut, is proven to be one of the greatest in human history. This idea is an “anomaly” that later leads to a great paradigm shift in science.

In my previous book *Nanometer Frequency Synthesis beyond Phase Locked Loop* (Wiley-IEEE Press, 2012, IEEE Press Series on Microelectronic Systems), a new perspective on clock frequency was introduced and its associated implementation technology was presented. This angle of using a clock pulse train is not aligned with the prevailing view. However, evidences show that it works. In many cases, it can do a better job with lower cost. After that book was published, I have often encountered the question of “what is it useful for?” from people of old fashion. While the material presented in that book focused on building the circuit at component level, this book will answer the question of how to use it in an upper level to create better systems. This book is the continuation in this route of new microelectronic system design methodology; it can be treated as Volume II of this series. Volume I (the 2012 book) teaches the technique of making a field programmable frequency generator (FPFG). With this FPFG available to chip designers, Volume II (this book) shows the ways of using it. The spirit of this series of books is innovation. The goal is to create cheaper, better, and faster products.
ACKNOWLEDGMENT

I received my bachelor’s and first master’s degrees from Tsinghua University (Beijing, China). Tsinghua’s training prepared me to be a scientist with an innate curiosity on the structure of the world, with a strong intention to pursue the beauty of the universe. I earned my second master’s degree from Texas A&M University (College Station, TX, USA). A&M’s education turned me into an engineer with a desire to build and invent. I got my “PhD degree” from “University of TI” (Texas Instruments Inc., a.k.a. Training Institute). My “PhD adviser” is the collection of numerous TI engineers, including my wife (a long-time TIer).

The TI engineers fighting in the semiconductor front line taught me how to deal with real-world problems and, more importantly, equipped me with the capability to spot emerging problems. My “PhD dissertation” is the invention of Flying-Adder frequency synthesis architecture plus the book of *VLSI Circuit Design Methodology Demystified: A Conceptual Taxonomy* (quality controlled by the forewords written by TI CEO Rich Templeton and then TI CTO Hans Stork). I truly believe that my “PhD degree” acquired in this environment is competitive with the PhD degree issued from any top engineering school in the world. Novatek Microelectronics (Taiwan) is a place that provides me with room for doing some serious thinking, to sharpen my vision. The Novatek experience enabled me to compose my second book *Nanometer Frequency Synthesis Beyond the Phase-Locked Loop*. The warmth of Novatek people will be remembered for life. My 2-year tenure as vice president of IEEE Circuit and System Society is unique. It is beneficial to me in many ways. It has broadened my view from another direction.

This book would be impossible if any part of the aforementioned experience was missed. It is the result of knowledge-and-experience accumulation over three decades. This long process is enjoyable most of the time, but painful occasionally.