# Interleaving Concepts for Digital-to-Analog Converters

Algorithms, Models, Simulations and Experiments



# Interleaving Concepts for Digital-to-Analog Converters

**Christian Schmidt** 

# Interleaving Concepts for Digital-to-Analog Converters

Algorithms, Models, Simulations and Experiments

With a foreword by Prof. Dr.-Ing. Friedel Gerfers



Christian Schmidt Fraunhofer-Institut für Nachrichtentechnik Heinrich-Hertz-Institut, HHI Berlin, Germany

Also: Technische Universität Berlin, Dissertation, 2019 entitled "Interleaving Concepts for Performance Enhancement of High-Speed Digital-to-Analog Converters"

ISBN 978-3-658-27263-0 ISBN 978-3-658-27264-7 (eBook) https://doi.org/10.1007/978-3-658-27264-7

Springer Vieweg

© Springer Fachmedien Wiesbaden GmbH, part of Springer Nature 2020

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, expressed or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

This Springer Vieweg imprint is published by the registered company Springer Fachmedien Wiesbaden GmbH part of Springer Nature

The registered company address is: Abraham-Lincoln-Str. 46, 65189 Wiesbaden, Germany

#### Foreword

The internet data traffic increases between 30 and 60 % per year. This demand for high data rates is largely driven by new wireless applications, cloud storage, cloud computing, self-driving cars and smart-city technologies. Thus, the infrastructure for tomorrow's information and communication technology (ICT) requires not only higher bandwidth but also more energy-efficient data communications to accommodate the increasing amount of data traffic.

For this, optical data transmission is the key technology. Important components are the data converters performing the transformation between the digital and the analog domain and vice versa. Digital-to-analog converters (DACs) and analog-to-digital converters (ADCs) enable the utilization of real-time digital signal processing (DSP) for software-defined waveforms with both flexible modulation bandwidth and modulation formats, improved coding techniques as well as pre- and postequalization possibilities.

As the energy-efficiency is becoming more and more important for optical networks, low-power complementary metal oxide semiconductor (CMOS) DACs are highly desired to generate the transmit signal. The CMOS DACs can be integrated with the CMOS DSP on a single chip. With an increased DAC bandwidth, less optical wavelengths are required to achieve the same capacity over the fiber. However, the analog bandwidth of CMOS DACs is fundamentally limited by technological constraints.

Mr. Schmidt addresses in his book two innovative DAC interleaving concepts to overcome the limitations of CMOS DACs enabling a new generation of high-speed DACs. A key question that this book tries to answer is how to enhance the performance of these state-of-the-art DACs. The DAC interleaving concepts enhancing both the bandwidth and the sampling rate are the analog multiplexer (AMUX)-DAC and the frequency interleaving (FI)-DAC concept. Both techniques are analyzed from a system-level perspective to overcome the bandwidth limitations of a single DAC.

The overall objective of this work is to analyze and examine the limitations and the potential of both the AMUX-DAC and the FI-DAC concept to gain a profound understanding of the approaches. The in-depth scientific analysis shows for the first time the possibilities and limitations of both techniques, which are primarily in the analog components that are necessary for both methods. Methodically, analytical system models are created for both techniques, which are calibrated and verified by means of measurements. In this way, the effects of various disturbing effects are investigated. Furthermore, discrete-time system models are developed enabling the application of compensation techniques by a suitably adapted DSP.

This way, a reasonable decision can be made on the best approach to increase the network capacity by means of transmitter performance enhancement. Since, analog components are employed for the DAC interleaving, there is a trade-off between an enhanced analog bandwidth and a reduced effective number of bits (ENOB).

Overall, this book has an excellent combination of scientific improvements and practical advices in the area of interleaved DACs. Further, it provides valuable suggestions for additional investigations.

Prof. Dr.-Ing. Friedel Gerfers

#### Acknowledgement

Für die Betreuung meiner Dissertation danke ich Prof. Dr.-Ing. Friedel Gerfers und Priv.-Doz. Dr. Volker Jungnickel. Die Unterstützung während der täglichen Arbeit durch Dr. Jungnickel, sowie die regelmäßigen Treffen mit Prof. Gerfers haben maßgeblich zum erfolgreichen Abschluss der Arbeit beigetragen.

Für die Begutachtung der Arbeit danke ich Prof. Dr.-Ing. Sebastian Randel und für die Übernahme des Vorsitzes des Promotionsausschusses geht mein Dank an Prof. Dr.-Ing. Lars Zimmermann.

Überdies bedanke ich mich bei Prof. Dr.-Ing. Ronald Freund, Prof. Dr.-Ing. Klaus Petermann und Prof. Dr.-Ing. Hans-Joachim Grallert für die Ermöglichung der dieser Dissertation zugrunde liegenden Projekte.

Mein ausdrücklicher Dank gilt Christoph Kottke für die gemeinsamen Diskussionen, Experimente, Veröffentlichungen und Patente. Ebenso danke ich Christoph Caspar für die gemeinsame Verfolgung des AMUX Projekts.

Weiter danke ich den Kollegen Dominic Schulz, Julian Hohmann, Kai Habel, Stefan Weide, Jasper Rödiger, Lutz Molle, Peter Hellwig, Jonas Hilt, Felix Frey, Pablo Wilke Berenguer und Johannes Fischer für die fachliche und moralische Unterstützung während der Arbeit. Überdies danke ich meinen beiden Master-Studenten Hamzeh Kouider und Patrick Zielonka für die gute Zusammenarbeit. Bedanken möchte ich mich ebenfalls bei Olivia Tex, Kristina Hepting und Henrietta Schiffer für die Unterstützung bei Fragestellungen administrativer Natur.

Weiterhin danke ich meinen Freunden und insbesondere meiner Familie für die Unterstützung während des Studiums und während der Erarbeitung der Dissertation. Schließlich danke ich allen anderen, die mich während der Dissertation unterstützten und die ich an dieser Stelle namentlich nicht nennen konnte.

Christian Schmidt

#### **Table of Contents**

Li	st of	Figure	S	•			XIII
Li	st of	Tables					XVII
Li	st of	Symbo	ols				XIX
Li	st of	Acrony	/ms			• •	XXIX
Ζι	ısam	menfas	ssung		•	. <b>X</b>	xxiv
AI	ostra	ct				. <b>X</b>	XXVI
1	Intro 1.1 1.2 1.3 1.4	oductic Motiva State o Object Structu	<b>&gt;n</b>			· · · · · ·	<b>1</b> 1 1 3 4
2	DAC	C: Fund	lamentals and Interleaving Concepts	•			7
	2.1	State o	of the Art DAC Realizations	•	•		8
	2.2	Manuf	acturing Technologies	•	·	• •	10
	2.3	DAC A	Architectures	•	•	• •	13
	2.4	Nyquis	st Rate DAC ZOH Operation	•	·	• •	14
	2.5	DACF	Performance Impairments	·	•	• •	18
		2.5.1	Static Performance	·	·	• •	19
		2.5.2	Dynamic Performance	·	·	• •	20
		2.5.5	Quantization Noise	•	•	• •	21
		2.5.4	Thermal Noise	·	•	• •	22
	2.6	DACI	nterleaving Concepts	•	•	• •	25
	2.7	Analog	g Components for DAC Interleaving Concepts		•	•••	27
		2.7.1	Mixer				27
		2.7.2	Frequency Multiplexer				31
		2.7.3	Analog Multiplexer				33

3	Time	e Interleaving DAC (TI-DAC)	37
	3.1	Concept	37
	3.2	Mathematical Model	38
		3.2.1 TI-DAC with RZ Pulses	38
		3.2.2 TI-DAC with NRZ Pulses	40
	3.3	Pre-Processing Filter for TI-DAC with NRZ Pulses	41
	3.4	Characteristics and Limitations	43
	3.5	Conclusion	44
4	Ana	log Multiplexing DAC (AMUX-DAC)	45
	4.1	Introduction	45
	4.2	Concept	46
	4.3	Analytical System Model	47
		4.3.1 General Model	48
		4.3.2 Special Case for Two DACs	52
	4.4	Signal Processing	58
		4.4.1 Synchronization and Clocking	59
		4.4.2 Digital Signal Processing	60
	4.5	AMUX-DAC Impairment Model	65
	4.6	Behavioral 2:1 AMUX Model	68
		4.6.1 2:1 AMUX IC	68
		4.6.2 Block Diagram	70
		4.6.3 Parameter Fitting	71
	4.7	Simulation Setup	74
	4.8	Impact of AMUX Parameter Variations	76
		4.8.1 Data LPF In Bandwidth	76
		4.8.2 Clock LPF Bandwidth	77
		4.8.3 Clock Duty Cycle Mismatch	78
	4.9	Impact of AMUX-DAC Parameter Variations	78
		4.9.1 Reference Case	78
		4.9.2 DAC Bandwidth	80
		4.9.3 Combined vs. MIMO Pre-Equalization	81
		4.9.4 Phase Noise	82
	4.10	2:1 AMUX Experimental Results	83
		4.10.1 On-Chip S-Parameter Measurement	83
		4.10.2 On-Chip Time Domain Measurement	86
		4.10.3 Discussion of Results	91
	4.11	Scaling Model	92
	4.12	Limitations and Challenges	95
	4.13	Summary	96

5	Freq	uency Int	erleaving DAC (FI-DAC)	. 99
	5.1	Introductio	Dn	. 100
	5.2	Block Diag	gram and Spectral Illustration	. 101
	5.3	Brief Anal	ytical System Description	. 105
	5.4	Mathemati	cal Framework	. 106
		5.4.1 De	finitions	. 107
		5.4.2 Di	stribution of Data Samples	. 110
		5.4.3 Lo	cal Oscillator Frequencies	. 113
		5.4.4 Fe	asible Symbol Rates	. 114
	5.5	Parameter	Balancing	. 116
		5.5.1 Sta	andard FI-DAC Optimization Program	. 117
		5.5.2 Ex	tended FI-DAC Optimization Program	. 118
	5.6	Parameter	Balancing Examples	. 119
		5.6.1 Sta	andard FI-DAC Optimization Program Example	. 119
		5.6.2 Ex	tended FI-DAC Optimization Program Example	. 121
	5.7	Digital Sig	gnal Processing for FI-DAC	. 122
		5.7.1 Bl	ock Diagram	. 123
		5.7.2 M	IMO System Model for two DACs	. 124
		5.7.3 Al	gorithms	. 128
		5.7.4 M	IMO Algorithm	. 134
		5.7.5 Ca	libration	. 136
		5.7.6 Su	b-Signal Characteristics	. 139
	5.8	Initial Exp	eriments with MHz-DACs	. 141
	5.9	FI-DAC In	npairment Model	. 144
	5.10	Experimen	tts with GHz-DACs	. 147
		5.10.1 Ov	verview on Signal Processing for Two DACs	. 148
		5.10.2 Di	gital Signal Processing for Two DACs	. 149
		5.10.3 Ini	tial Experiment	. 151
	<b>-</b> 11	5.10.4 Im		. 154
	5.11	System Pa	rameter Impact on Performance	. 160
		5.11.1 SII		. 160
		5.11.2 SN	R Estimations Based on DM1	. 161
		5.11.3 PO	Wer Spectral Density Difference	. 103
		5.11.4 LC	Phase Variation	. 164
		5.11.5 0		. 164
		5.11.0 Cl	ipping	. 105
		5.11./ Su	D-Sample Snifting	. 100
		5.11.8 DA	AU RESOLUTION VARIATION	. 10/
		5.11.9 M	asa Noisa Variatian	. 108 140
	5 1 2	Seeling M	ase noise variation	. 108 160
	3.12	scanng M	uuti	. 109

	5.13 Limitations and Challenges
	5.14 Summary
6	Summary and Outlook
	6.1 Summary
	6.2 Outlook
Re	ferences
Lis	st of Publications
Α	DAC Behavioral Model
в	RF Mixer Behavioral Model
С	FI-DAC with I/Q Mixer
D	FI-DAC Distribution of Data Samples
Е	FI-DAC Digital Frequency Demultiplexer
F	FI-DAC MIMO Model and Pre-Equalizer

#### List of Figures

2.1	High-speed DAC current-steering architectures.	13
2.2	DAC block diagram.	15
2.3	ZOH-DAC operation in time and frequency domain.	17
2.4	ZOH-DAC frequency response.	18
2.5	ENOB and SNR vs frequency for different RMS jitter values	24
2.6	DAC concepts: single vs. interleaved DAC.	25
2.7	Simplified block diagrams of DAC interleaving concepts	26
2.8	RF upconversion mixer block diagram.	28
2.9	Topologies for diode-based mixers	29
2.10	Diplexer equivalent circuit and triplexer.	32
2.11	N:1 AMUX block diagram with clock signals	33
2.1		20
3.1	TI-DAC block diagram and operation.	38
3.2	TI-DAC frequency response for RZ and NRZ.	40
3.3	TI-DAC with NRZ pulses: DSP block diagram.	42
3.4	TI-DAC pre-processing filter frequency response	43
4.1	2:1 AMUX-DAC block diagram and NRZ operation.	47
4.2	Block diagram of the AMUX-DAC system model with clock signals.	48
4.3	AMUX clock signals for both 2:1 and 4:1 AMUX.	51
4.4	AMUX-DAC signal processing in the frequency domain.	53
4.5	Block diagram of AMUX-DAC clocking.	59
4.6	AMUX DSP block diagram.	61
4.7	Block diagram of the AMUX-DAC impairment model.	66
4.8	AMUX IC: block diagram and photograph.	69
4.9	2:1 AMUX core schematic.	70
4.10	Behavioral 2:1 AMUX model block diagram.	71
4.11	AMUX fitting results: comparison with EDA tool	72
4.12	Block diagram of the AMUX-DAC simulation setup.	75
4.13	AMUX model simulation results: frequency responses, EVM, eye	
	diagrams.	77
4.14	AMUX-DAC simulation results: frequency response, eye diagram,	
	spectrum.	79
4.15	AMUX-DAC frequency response magnitude for varying DAC bandwidth.	80

4.16	AMUX-DAC simulation results: EVM for different pre-equalizers and	
	modulation formats.	81
4.17	AMUX-DAC simulation results: EVM for varying clock jitter	82
4.18	AMUX on-chip S-parameter measurement setup	84
4.19	Photographs of the AMUX S-parameter measurement setup	85
4.20	Measured AMUX S-parameters.	86
4.21	Time-domain AMUX on-chip measurement setup.	87
4.22	Photographs of the time domain AMUX measurement.	88
4.23	Time domain AMUX measurement eye diagrams	89
4.24	Measurement results: spectrum, impulse response, frequency response.	91
4.25	AMUX-DAC scaling model for <i>N</i> DACs	93
4.26	SNR values for AMUX-DAC scaling model examples	94
5.1	Block diagram of the FI-DAC concept	101
5.2	Spectral illustration of the FI-DAC's digital and analog signal proces-	
	sing steps	103
5.3	FI-DAC preprocessed digital data spectrum.	108
5.4	Feasible integer GBd-symbol rates for different integer GS/s-sampling	
	rates.	115
5.5	FI-DAC parameter balancing examples solutions.	120
5.6	FI-DAC DSP block diagram.	123
5.7	FI-DAC block diagram for two DACs with spectrum insets without	
	guard bands	125
5.8	FI-DAC MIMO system model: spectral analysis.	127
5.9	FI-DAC MIMO system model block diagram for two DACs	128
5.10	FI-DAC MIMO equalizer block diagram for two DACs	135
5.11	Setup for the calibration of the FI-DAC.	137
5.12	Different realizations of the system identification for calibration	138
5.13	Relative frequency distribution of the FI-DAC's digital sub-signals	139
5.14	FI-DAC experiments with MHz-DACs: setup	142
5.15	FI-DAC experiments with MHz-DACs: frequency response, eye dia-	
	gram and spectrum.	143
5.16	FI-DAC impairment model block diagram.	145
5.17	FI-DAC block diagram for two DACs with spectrum insets with guard	
	bands	149
5.18	FI-DAC DSP block diagram for two DACs	150
5.19	FI-DAC experiments with GHz-DACs: initial experimental setup	151
5.20	FI-DAC experiments with GHz-DACs: initial experimental results I	153
5.21	FI-DAC experiments with GHz-DACs: initial experimental results II	154
5.22	FI-DAC experiments with GHz-DACs: improved experimental setup.	156
5.23	$\ensuremath{FI}\xspace$ A compares with GHz-DACs: improved measurement results.	158

5.24	FI-DAC SNR estimations based on DMT	62
5.25	FI-DAC performance impact of power and phase mismatches 1	63
5.26	FI-DAC performance impact of spectral overlap	65
5.27	FI-DAC performance impact of clipping and sub-sample shifting 1	66
5.28	FI-DAC performance impact of DAC resolution and mixer input power. 1	67
5.29	FI-DAC performance impact of clock phase noise	69
5.30	Block diagrams for the FI-DAC scaling model examples 1	70
5.31	FI-DAC scaling model examples results	72
6.1	Qualitative comparison of DAC interleaving concepts	80
A.1	Behavioral DAC model block diagram	222
A.2	Behavioral DAC model fitting: SINAD, ENOB, frequency response 2	223
A.3	Behavioral DAC model fitting: power levels of harmonics 2	224
A.4	Behavioral DAC model fitting: THD and SFDR	225
A.5	Behavioral DAC model fitting: SINAD and RMS jitter 2	226
<b>B</b> .1	Block diagram for the behavioral RF mixer model	229
C.1	Block diagram of the FI-DAC with an I/Q mixer	234
C.2	Spectrum partitioning for the FI-DAC consisting of three DACs and an I/Q mixer	235
E.1	Exemplary FI-DAC digital frequency demultiplexer frequency response.2	240

#### List of Tables

2.1	Overview on commercially available high-speed DACs and AWGs	9
2.2	Overview on recent research results in the field of high-speed DAC ICs.	10
2.3	Overview on current and upcoming SiGe HBT BiCMOS processes	11
2.4	Overview on current and upcoming InP HBT processes	12
2.5	Comparison of DAC architectures.	14
2.6	SNR values for different vertical resolution values.	21
2.7	State of the art AMUX research results	34
4.1	Extracted parameters for the SiGe-HBT 2:1 AMUX behavioral model.	73
5.1	Variables for the FI-DAC mathematical framework.	109
5.2	PAPR values of the FI-DAC sub-signals for different PAM orders	140
5.3	Parameters for the FI-DAC scaling model examples.	171
5.4	Performance results for the FI-DAC scaling model examples	173
6.1	Qualitative comparison of the DAC interleaving concepts	182

### List of Symbols

#### Symbols

$a_{m,n}$	nonlinear polynomial coefficient for LO harmonic <i>n</i>
В	(signal) bandwidth
b	number of bits
$\underline{\mathbf{C}}(\boldsymbol{\mu})$	MIMO channel matrix
$\underline{\mathbf{C}}(f)$	MIMO channel matrix
С	Shannon capacity
CL	mixer conversion loss
$C_{ln}(\mu)$	MIMO channel frequency response
$C_n(f)$	Fourier transform of $c_n(t)$
$c_n(t)$	clock signal for AMUX input n
CL	load capacitance
CL	mixer conversion loss
d	digital signal vector
$\mathbf{D}(\boldsymbol{\mu}), \mathbf{D}_n(\boldsymbol{\mu})$	digital spectrum vector
$D(\mu), D_n(\mu)$	digital spectrum
d(k)	digital signal
$d_n(k)$	digital signal of the <i>n</i> th transmitter/DAC
eQ	quantization error
ENOB	effective number of bits
<b>ENOB</b> <sub>TI</sub>	effective number of bits for TI-DAC
f	frequency
$f_{\rm A}, f_{\rm B}$	frequency interval
$f_{\text{AMUX},m}$	AMUX clock frequency
fc	(AMUX) switching frequency
$f_{co}, f_{co,n}$	filter cutoff frequency, frequency demultiplexer split fre- quency
$f_{\rm DAC}$	DAC clock frequency
flo	local oscillator frequency

$f_{\text{LO,IQ},n}$	LO frequency for mixer $n$ (I/Q mixer)
$f_{\text{LO},\text{LSB},n}$	LO frequency for mixer <i>n</i> (RF mixer LSB)
$f_{\text{LO,USB},n}$	LO frequency for mixer $n$ (RF mixer USB)
$f_{\text{LO},M_n,n}$	LO frequency for mixer $n$ of type $M_n$
$f_{\text{LO},n}$	LO frequency for mixer <i>n</i>
$f_{\min,n}$	minimum frequency of sub-signal n
$f_{\max}$	transistor maximum oscillation frequency
$f_{\max,n}$	maximum frequency of sub-signal n
$f_{\rm PN,1}, f_{\rm PN,2}$	lower and upper phase noise integration boundary
$f_{ m s}$	sampling rate
$f_{ m s,analog}$	sampling rate for analog simulation
$f_{\mathrm{s},n}$	sampling rate of DAC n
$f_{ m s,tot}$	total sampling rate
$f_{ m sym,tot,target}$	target signal symbol rate
$f_{ m sym,tot}$	symbol rate
$f_{\rm T}$	transistor current gain cutoff frequency
G(f)	DAC frequency response
g(t)	DAC impulse response
$\hat{\mathbf{H}}_{\mathrm{LS}}$	LS CE impulse response matrix
$H_{\mathrm{B},n}^{\mathrm{RC}}(f)$	raised cosine filter band-pass characteristic
$H^{\rm RC}_{{\rm H},n}(f)$	raised cosine filter high-pass characteristic
$H_{\mathrm{L},n}^{\mathrm{RC}}(f)$	raised cosine filter low-pass characteristic
$H_{ln}(\mu)$	MIMO system frequency response
$H_{\mathrm{SF},n}(f)$	digital demultiplexer frequency response
Ι	identity matrix
I <sub>IN</sub>	switch pair input current
I <sub>OUT</sub>	DAC core output current
k	discrete time
KD	# of data samples vector
K <sub>D,tot</sub>	# of total data samples vector
K <sub>D,tot</sub>	# of total data samples
$K_{\mathrm{D},n}$	# of data samples for DAC <i>n</i>
K <sub>H</sub>	length of channel impulse responsee
$K_{\mathrm{O},n}$	# of additional samples for guard bands for DAC $n$

K <sub>OH,n</sub>	# of additional samples for guard bands at high frequencies for DAC <i>n</i>
$K_{\mathrm{OL},n}$	# of additional samples for guard bands at low frequencies for DAC $n$
Ks	# of samples
$K_{\mathrm{S},n}$	# of samples for DAC <i>n</i>
K <sub>S,tot</sub>	# of total samples
L	# of receivers for MIMO system
М	# of AMUX stages
$M^{(a)}_{ m AMUX-DAC}$	# of multiplications for AMUX-DAC DSP variant (a)
$M^{(b)}_{AMUX-DAC}$	# of multiplications for AMUX-DAC DSP variant (b)
M <sub>CE,MIMO,f</sub>	# of multiplications for MIMO frequency domain CE
$M_{\rm CE,MIMO,t}$	# of multiplications for MIMO time domain CE
M <sub>Delay,f</sub>	# of multiplications for delay filter
$M_{\rm FFT,c}^{\rm sr}, M_{\rm FFT,r}^{\rm sr}$	# of multiplications for complex- and real-valued split-radix FFT
$M_{\rm FFT}^{{ m r2},m}$	# of multiplications for radix- $2^m$ FFT
M <sub>FI-DAC</sub>	# of multiplications for FI-DAC DSP
$M_{\mathrm{FI},n}$	# of elements in the <i>n</i> th FI-DAC signal path
$M_{ m IFFT,r}^{ m sr}$	# of multiplications for real-valued split-radix IFFT
$M_n$	mixer type for signal path n
$M_{ m P}$	order of nonlinear polynomial
$M_{ m W,f}$	# of multiplications for frequency domain filter
$M_{ m W,MIMO,f,calc}$	# of multiplications for MIMO equalizer calculation
$M_{ m W,MIMO,f,diag}$	# of multiplications for MIMO equalizer (only diagonal elements)
$M_{\rm W,MIMO,f}$	# of multiplications for MIMO equalizer
Ν	# of DACs, # of AMUX inputs, # of clock signals, # of sub-signals, # of transmitters
N	# of amplifiers in AMUX clock buffer
ND	# of data samples for CE
NEET	FFT length
Nн	# of frequency bins for channel estimation
NIFET	IFFT length
NLO	# of LO harmonics
NP	degree of parallelization
-	

$N_{ m W}$	# of frequency bins for frequency domain filter
NMSE	normalized mean squared error
$\hat{\mathbf{P}}$	inverse matrix of oversampling ratios
<u>P</u>	matrix of oversampling ratios
$\underline{\tilde{\mathbf{P}}}$	cofactor matrix of oversampling ratios
$\tilde{p}_{1n}$	first row of the cofactor matrix $\underline{\tilde{\mathbf{P}}}$
$P_{\mathrm{avg}}$	average constellation power
$P_{\text{AMP},n}$	power consumption of the <i>n</i> th amplifier
P <sub>DAC</sub>	DAC's power consumption
$p_{\mathrm{H},n}$	oversampling ratio DAC <i>n</i> for high frequencies
$p_{\mathrm{H},n}^{\mathrm{min}}, p_{\mathrm{H},n}^{\mathrm{max}}$	lower and upper bound for oversampling ratio DAC $n$ for high frequencies
P <sub>IN</sub>	input power
P <sub>IN,ref</sub>	input reference power
$P_{\mathrm{LO},n}$	power consumption for the generation of the <i>n</i> th LO
$p_{\mathrm{L},n}$	oversampling ratio DAC n for low frequencies
$p_{\mathrm{L},n}^{\mathrm{min}}, p_{\mathrm{L},n}^{\mathrm{max}}$	lower and upper bound for oversampling ratio DAC $n$ for low frequencies
$P_{m,n}$	spurious power
$\hat{p}_{n1}$	first column of the inverse matrix $\hat{\mathbf{P}}$
$p_n$	oversampling ratio DAC n
P <sub>TOT</sub>	total power consumption
R	received samples matrix for CE
R	resistance
r(k)	received discrete-time signal
R <sub>C</sub>	collector resistance
R <sub>E</sub>	emitter degeneration resistance
R <sub>L</sub>	load resistance
<u>S</u>	transmit data matrix for CE
$\underline{\mathbf{S}}_n$	transmit data sub-matrix for CE of the <i>n</i> th transmitter
$s_{\text{CLK}}(t)$	clock signal
$s_{\rm IF}(t)$	mixer IF input signal
<i>s</i> <sub>IN</sub>	DAC input signal
$s_{\mathrm{LO},n}(t)$	mixer LO signal's <i>n</i> th harmonic
$s_{\rm OUT}(t)$	DAC behavioral model output signal, mixer behavioral mo- del output signal

$s_{\text{OUT},n}(t)$	sub-signal <i>n</i> of behavioral mixer model
$s_{\rm RF}(t)$	mixer RF output signal
SINAD	signal to interference, noise and distortion ratio
SNR	signal to noise ratio
SNR <sub>in,n</sub>	input SNR of the FI-DAC's analog processing system for
	the <i>n</i> th signal path
SNR <sub>out,n</sub>	output SNR of the FI-DAC's analog processing system for the <i>n</i> th signal path
SST	spurious suppression reference table entry
SST <sub>m,n</sub> ,iei	spurious suppression table entry
T	temperature
t t	time
T <sub>c</sub>	AMUX clock switching period
T <sub>IN</sub>	time period of the input signal
$T_{\rm s}$	sampling period
$\mathbf{V}(\boldsymbol{\mu})$	noise samples vector
$V(f), V_n(f)$	analog filter's frequency response
$V_0$	amplitude
V <sub>CC</sub>	positive supply voltage
V <sub>CLK</sub>	AMUX clock voltage
$V_{\operatorname{clk},n}(f), V_{\operatorname{clk}}(f)$	AMUX clock path frequency response
$v_{\text{clk},n}(t)$	AMUX clock path impulse response
$V_{\rm EE}$	negative supply voltage
$v_{\mathrm{FM},n}(t)$	frequency multiplexer impulse response
$V_{\rm IN1}, V_{\rm IN2}$	AMUX input voltages
$v_n(t)$	analog filter's impulse response
V <sub>OUT</sub>	AMUX output voltage
$V_{\text{out,A}}(f), V_{\text{out,B}}(f)$	2:1 AMUX output filter frequency response sub-bands
$V_{\rm out}(f)$	AMUX data output frequency response
$v_{\rm out}(t)$	AMUX data output impulse response
$V_{\rm pp}$	peak-to-peak amplitude
$V_{\mathrm{T}}$	temperature voltage
$\underline{\mathbf{W}}(\mu)$	pre-equalizer frequency response matrix
$\underline{\mathbf{W}}_{\mathrm{LMS},i}(\boldsymbol{\mu})$	LMS solution for pre-equalizer matrix
$\underline{\mathbf{W}}_{\text{MMSE}}(\boldsymbol{\mu}), \underline{\mathbf{W}}_{\text{ZF}}(\boldsymbol{\mu})$	MMSE and ZF solution for pre-equalizer matrix
$W(e^{j\Omega})$	pre-equalizer frequency response

$w, w_{\rm R}, w_{\rm I}$	complex number, its real part and its imaginary part
$W_{ln}(\mu)$	MIMO equalizer coefficients
$\mathbf{X}(\boldsymbol{\mu})$	digital signal spectrum vector for multiple sub-bands
$\mathbf{X}(f)$	vector of DAC input spectra
$X(e^{j\Omega})$	DTFT of $x(k)$
$X(\mu), X_n(\mu)$	DFT of digital signal $x(k), x_n(k)$
X(f)	Fourier transform of $x(t)$
x(k)	digital (DAC input) signal
$X_{\rm A}(f), X_{\rm B}(f), X_{\rm Z}(f)$	2:1 AMUX input sub-bands
$X_n(e^{j\Omega})$	DTFT of $x_n(k)$
$X_n(f)$	band-limited Fourier transform of $x_n(k)$
$x_n(k)$	digital input signal of the <i>n</i> th DAC
$\mathbf{Y}(\boldsymbol{\mu}), \boldsymbol{Y}(\boldsymbol{\mu})$	DFT of $y(k)$
$\mathbf{Y}(f)$	vector of AMUX output spectra
Y(f)	Fourier transform of $y(t)$
y(k)	sampled DAC output signal
y(t)	(combined) analog DAC output signal
$y_0(t)$	combined analog DAC output reference signal
$Y_{\rm A}(f), Y_{\rm B}(f), Y_{\rm Z}(f)$	2:1 AMUX output sub-bands
$\mathbf{Y}_n(\boldsymbol{\mu}), Y_n(\boldsymbol{\mu})$	part of sampled DAC output signal's spectrum
$\tilde{y}_n(t)$	upconverted analog signal
$Y_n(f)$	Fourier transform of $y_n(t)$
$y_n(t)$	analog output signal of DAC n
$z, z_{\rm R}, z_{\rm I}$	complex number, its real part and its imaginary part
$Z_{\rm IN,LP}, Z_{\rm IN,HP}$	input admittance of LPF and HPF
Z <sub>IN</sub>	input admittance
ZL	load admittance
$\alpha_{ m DAC}$	DAC clock/sampling rate ratio
$\alpha_{\mathrm{LO},M_n,n}$	DAC clock/LO ratio
$\beta_n$	raised cosine roll-off factor
$\chi(e_{ m Q})$	quantization error probability distribution
$\Delta V(t)$	time-variant amplitude deviations
$\Delta_Q$	quantization interval amplitude
·	- L

$\Delta_{\mathrm{SNR},m,n}$	SNR penalty of the <i>m</i> th element in the <i>n</i> th signal path
ε	2:1 AMUX clock line attenuation factor
Γ	set of mixer types for the FI-DAC
γ	tanh argument in AMUX clock buffer
κ	switch pair correction coefficient
Λ	set of DACs
λ	LMS update coefficient
$\Lambda_n$	set of DACs without the <i>n</i> th DAC
μ	discrete frequency of DFT
Ω	normalized angular frequency of the DTFT
$\omega_{ m IN}$	angular input frequency
$\phi$	phase shift
$\boldsymbol{\phi}(t)$	time-variant phase
$\Phi_{\mathrm{PN}}(f)$	one-sided phase noise spectrum
Ψ	constellation given as a set of symbols
$\psi_i$	symbols in the constellation
$\sigma_{\rm J}^2$	average jitter power
$\sigma_{ m N}^2$	noise variance
$\sigma_{ m Q}^2$	average quantization noise power
$\sigma_{\rm S}^2$	average signal power
au	RMS jitter
$ au_{\mathrm{AMUX}},  au_{\mathrm{AMUX},m}$	AMUX clock RMS jitter
$ au_{ m DAC}$	DAC clock RMS jitter
$ au_{ m tot}$	total AMUX-DAC RMS jitter
θ	height of rectangular function for Dirac definition
$\varsigma_{\rm TC}(f)$	thermal noise PSD for sampling switch $(k_{\rm B}T/C)$
$\boldsymbol{\varsigma}_{\mathbf{T}}(f)$	thermal noise PSD

#### Indices

i	index variable
l	index variable
m	index variable
n	index variable

#### Constants and imaginary unit

j	imaginary unit $\sqrt{-1}$
kB	Boltzmann constant

#### Set symbols

$\mathbb{N}_0$	set of natural numbers including zero
$\mathbb{N}_{>0}$	set of natural numbers excluding zero
$\mathbb{R}_{>0}$	set of non-negative rational numbers
$\mathbb{Z}$	set of integers

#### Operators

*	convolution operator
$\langle \cdot \rangle$	expectation operator
[.]	ceiling operator
П	product operator
Σ	summation operator
$\{\cdot\}^+$	operator selecting the positive frequencies of the spectrum
$\{\cdot\}^-$	operator selecting the negative frequencies of the spectrum
$\{\cdot\}^*$	complex conjugated operator
$\{\cdot\}^{\dagger}$	reversed frequency axis + complex conjugate operator
$\{\cdot\}^{-1}$	scalar/vector/matrix inverse operator
$\{\cdot\}^{\ddagger}$	vector/matrix conjugate transpose operator
$\{\cdot\}^T$	vector/matrix transpose operator
$\operatorname{adj}(\cdot)$	adjugate matrix
$\operatorname{cof}(\cdot)$	cofactor matrix
$\det(\cdot)$	matrix determinant
$\mathfrak{F}\{\cdot\}$	Fourier transform
$\mathfrak{F}_{\mathrm{DFT}}\{\cdot\}$	discrete Fourier transform

#### Functions

$\boldsymbol{\delta}(t)$	Dirac delta distribution
$\operatorname{rect}(t)$	rectangle function
$\operatorname{sinc}(t)$	sinc function

#### Notation aspects

x, X	scalar in time and frequency domain
<b>x</b> , <b>X</b>	vector in time and frequency domain
$\underline{\mathbf{x}}, \underline{\mathbf{X}}$	matrix in time and frequency domain

## List of Acronyms

ADC	analog-to-digital converter
AM	amplitude modulation
AMUX	analog multiplexer
AMUX-DAC	analog multiplexing DAC
ASIC	application-specific IC
AWG	arbitrary waveform generator
AWGN	additive white Gaussian noise
b2b	back-to-back
BER	bit error rate
BiCMOS	bipolar CMOS
BPF	band-pass filter
BPG	bit pattern generator
BPSK	binary phase shift keying
CE	channel estimation
CL	conversion loss
CMOS	complementary metal oxide semiconductor
CPU	central processing unit
CSI	channel state information
D/A	digital-to-analog
DAC	digital-to-analog converter
DBBS	De Bruijn binary sequence
DBI	digital bandwidth interleaving
DC	direct current
DEMUX	demultiplexer
DFT	discrete Fourier transform
DMT	discrete multi-tone
DMUX	digital multiplexer
DNL	differential nonlinearity
DSP	digital signal processing
DTFT	discrete-time Fourier transform
EDA	electronic design automation
ENOB	effective number of bits
EVM	error vector magnitude

FDE	frequency domain equalization
FEC	forward error connection
FET	field-effect transistor
FFT	fast Fourier transform
FI	frequency interleaving
FI-ADC	frequency interleaving ADC
FI-DAC	frequency interleaving DAC
FIR	finite impulse response
FoM	figure of merit
FPGA	field programmable gate array
GaAs	gallium arsenide
HBT	heterojunction bipolar transistor
HEMT	high electron mobility transistors
HHI	Fraunhofer Heinrich-Hertz-Institute
HPF	high-pass filter
IC	integrated circuit
ICT	information and communication technology
IDFT	inverse discrete Fourier transform
IF	intermediate frequency
IFFT	inverse fast Fourier transform
IIR	infinite impulse response
IMD	intermodulation distortion
IM/DD	intensity modulation and direct detection
IMP	intermodulation product
INL	integral nonlinearity
InP	indium phosphide
IP	internet protocol
I/Q	in-phase and quadrature
ISI	inter-symbol interference
LMS	least mean squares
LO	local oscillator
LPF	low-pass filter
LS	least squares
LSB	lower sideband
MIMO	multiple-input multiple-output
MINLP	mixed-integer nonlinear optimization program
MISO	multiple-input single-output
MMSE	minimum mean square error
MSE	mean square error
MZM	Mach-Zehnder modulator
NF	noise figure

NMSE	normalized mean squared error
NRZ	non-return-to-zero
OAWG	optical arbitrary waveform generation
OAWM	optical arbitrary waveform measurement
OFDM	orthogonal frequency division multiplexing
PA	power amplifier
PAM	pulse amplitude modulation
PAPR	peak-to-average power ratio
PDF	probability density function
PLL	phase-locked loop
PRBS	pseudo-random binary sequence
PSD	power spectral density
QAM	quadrature amplitude modulation
RF	radio frequency
RFD	relative frequency distribution
RLS	recursive least squares
RMS	root mean square
Rx	receiver
RZ	return-to-zero
SCIP	Solving Constraint Integer Programs
SE	single-ended
SFDR	spurious free dynamic range
Si	silicon
SiGe	silicon-germanium
SINAD	signal to noise and distortion ratio
SISO	single-input single-output
SNR	signal-to-noise ratio
SSB	single sideband
SSL	suspended stripline
SST	spurious suppression table
THD	total harmonic distortion
TI	time interleaving
TI-DAC	time interleaving DAC
TUB	Technische Universität Berlin
Tx	transmitter
USB	upper sideband
VNA	vector network analyzer
ZF	zero-forcing
ZIMPL	Zuse Institut Mathematical Programming Language
ZOH	zero-order-hold